180n CMOS Simulation Setup



- Create a new library (Test180n here)
- Since we do not have a PDK for the 180n CMOS process, attach "cdsDeftechLib" as the techlib.



- Create a new schematic view
- You will be prompted to set the Mosfet minimum dimensions
- Enter 0.18 for all values (180n process)



- Create NMOS instance with desired W and L.
- Make sure you set the model name to cmosn or cmosp
- Use setting of model type=user for changing this parameter



• Create your schematic



Model location on AMS servers is at

/home/pdks/ncsu-cdk-1.6.0.beta/models/spectre/standalone

<u>L</u> aunch <u>F</u> ile	<u>E</u> dit <u>V</u> iew	<u>C</u> reate	Chec <u>k</u>	Options	s <u>M</u> igra	ite <u>W</u> ir	ndow NC	SU Cal	.ibre	<u>H</u> elp					cā
	÷		()	60 9	e	Q	Q Q	R	망	1	1. »	Worksp	ace: (1	Basic	
Navigator	? 8 ×														_
ow: Default															
Name	.														
	nmos)														
- Q VO (vdc)														
	(Vac)		s	pectre	LO: Mo	del Lib	rary S	etup					X		
				• Mode	l File		,	· ·		Ser	rtion				
⊡- Glo	bal Model F	iles		11040	1,110			~			501011				
	Click h	ere to a	dd mod	el file>				h				G			
		(hoose	e Model	File				×)		1			
													< N	/vds	
Look in:	💋 eta	a/models	/spectr	re/stand	alone <mark>–</mark>		10							vdc=	=VDS
🗋 🗋 ami06	N.m								_						
🗋 ami06	P₊m N.m											<u> </u>	2		
ami16	P.m														
hp14t	bN.m bP.m										~		_		
	E									Cance!		ly He	lp	gnd.	
READM	18.scs 5N m									7			\bigtriangledown		
READM	5P.m														· .
E READM tsmc0 tsmc2 tsmc2										ľ					
READM tsmc0 tsmc2 tsmc2 tsmc3 tsmc3 tsmc3	5N.m 5P.m														
READM tsmc0 tsmc2 tsmc2 tsmc3	5N.m 5P.m														
READM tsmc0 tsmc2 tsmc2 tsmc3 tsmc3	5N.m 5P.m														
File name	SN.m SP.m	018.scs						Open		 					
File name Files of	5N.m 5P.m : tsmc type: *	018.scs			•			Open Cance:		 					

• Set the model location (tsmc018.scs)

rf.x86_ pm Fig11_21.run1 My_Ch6	Edit View Design Manager Help cädence
[vsaxena@ams1 ece510]\$	^{NOW Catego} Choosing Analyses Virtuoso® Analog Design E Choosing Analyses Virtuoso® Analog Design E
[vsaxena@ams1 ecesic]\$ cd Libr [vsaxena@ams1 ~]\$ cd work [vsaxena@ams1 work]\$ icfb & [ccar] [ccar]	Cary Analysis tran dc ac noise Migrate Mindow NCSU Calibre Help Ca
ter [1] 30383 [vsaxena@ams1 work]\$ INFO (VIRTUOSO- b' has been replaced Ch28, Ch28, Ch28, Ch28, Ch28, Ch28, Ch28, Ch28, Ch28, Ch28, Ch28, Ch28, Ch28, Ch28, Ch28, Ch28, Ch28, Ch28, Ch28, Ch28, Ch28, Ch28, Ch28, Ch28, Ch28, Ch28, Ch28, Ch28, Ch28, Ch28, Ch28, Ch28, Ch28, Ch28, Ch28, Ch28, Ch28, Ch28, Ch28, Ch28, Ch28, Ch28, Ch28, Ch28, Ch28, Ch28, Ch28, Ch28, Ch28, Ch28, Ch28, Ch28, Ch28, Ch28, Ch28, Ch28, Ch28, Ch28, Ch28, Ch28, Ch28, Ch28, Ch28, Ch28, Ch28, Ch28, Ch28, Ch28, Ch28, Ch28, Ch28, Ch28, Ch28, Ch28, Ch28, Ch28, Ch28, Ch28, Ch28, Ch28, Ch28, Ch28, Ch28, Ch28, Ch28, Ch28, Ch28, Ch28, Ch28, Ch28, Ch28, Ch28, Ch28, Ch28, Ch28, Ch28, Ch28, Ch28, Ch28, Ch28, Ch28, Ch28, Ch28, Ch28, Ch28, Ch28, Ch28, Ch28, Ch28, Ch28, Ch28, Ch28, Ch28, Ch28, Ch28, Ch28, Ch28, Ch28, Ch28, Ch28, Ch28, Ch28, Ch28, Ch28, Ch28, Ch28, Ch28, Ch28, Ch28, Ch28, Ch28, Ch28, Ch28, Ch28, Ch28, Ch28, Ch28, Ch28, Ch28, Ch28, Ch28, Ch28, Ch28, Ch28, Ch28, Ch28, Ch28, Ch28, Ch28, Ch28, Ch28, Ch28, Ch28, Ch28, Ch28, Ch28, Ch28, Ch28, Ch28, Ch28, Ch28, Ch28, Ch28, Ch28, Ch28, Ch28, Ch28, Ch28, Ch28, Ch28, Ch28, Ch28, Ch28, Ch28, Ch28, Ch28, Ch28, Ch28, Ch28, Ch28, Ch28, Ch28, Ch28, Ch28, Ch28, Ch28, Ch28, Ch28, Ch28, Ch28, Ch28, Ch28, Ch28, Ch28, Ch28, Ch28, Ch28, Ch28, Ch28, Ch28, Ch28, Ch28, Ch28, Ch28, Ch28, Ch28, Ch28, Ch28, Ch28, Ch28, Ch28, Ch28, Ch28, Ch28, Ch28, Ch28, Ch28, Ch28, Ch28, Ch28, Ch28, Ch28, Ch28, Ch28, Ch28, Ch28, Ch28, Ch28, Ch28, Ch28, Ch28, Ch28, Ch28, Ch28, Ch28, Ch28, Ch28, Ch28, Ch28, Ch28, Ch28, Ch28, Ch28, Ch28, Ch28, Ch28, Ch28, Ch28, Ch28, Ch28, Ch28, Ch28, Ch28, Ch28, Ch28, Ch28, Ch28, Ch28, Ch28, Ch28, Ch28, Ch28, Ch28, Ch28, Ch28, Ch28, Ch28, Ch28, Ch28, Ch28, Ch28, Ch28, Ch28, Ch28, Ch28, Ch28, Ch28, Ch28, Ch28, Ch28, Ch28, Ch28, Ch28, Ch28, Ch28, Ch28, Ch28, Ch28, Ch28, Ch28, Ch28, Ch28, Ch28, Ch28, Ch28, Ch28, Ch28, Ch28, Ch28, Ch28, Ch28, Ch28, Ch28, Ch28, Ch28, Ch28, Ch28, Ch28, Ch28, Ch28, Ch28, Ch28, Ch28, Ch28, Ch28, Ch28, Ch28, Ch28, Ch28, Ch28, Ch28, Ch28, Ch28, Ch28, Ch28, Ch28, Ch28, Ch28, Ch28,	IC61 Opz Opz </td
se. Cadence recommends replacing all cas	apéout Istor Opsp Oqpss Oqpac Oqpnoise _Analog_P _Digital_ Oqpxf Oqpsp
WARNING file /home/vsaxena/CDS.log s. *WARNING* file /home/vsaxena/CDS.log	TechLib_ TechLib_ Res DC Analysis Statsti
ess.	Save DC Uperating Point
[vsaxena@ams1 work]\$ [vsaxena@ams1 work]\$ gedit cds.lib & [21 3073	Lib Iglib Sweep Variable PerTechlib
Virtuoso Analog Design Environment (1) Session Setup Analogs Variables Dutputs Simulat	L) - Tes ↓) - Tes ↓ Design Variable Variable Name VGS ↓ Design Variable Variable Name VGS
Status: Ready T=27 C Simulator: spectre	State Component Parameter Select Design Variable VGS VGS w=1.8u, vdc=VDS VGS VGS I = 180.0n
Design Variables Analyses bi Name A Value A Type A Enable	Sweep Range
2 VGS 0	Start-stop Start 0 Stop 1.8 .gnd!
Outputs	Sweep Type Sweep Type Step Size 100u
Name/Signal/Expr	Add Specific Poin
	Enabled 🗹 Options

• Set up your desired analysis (VGS DC sweep in this example)



Run simulation