




EECE 445 - Lecture 8

Wednesday, February 6, 2019 8:02 AM




Case I: Accumulation: ($V_{gs} < 0$)



Resistance in series with C_{gb}
 ↳ makes a poor quality C_{gb} in accumulation


↳ plentiful substrate connections closer to the MOSFET

↳ R_{sub} is reduced due to several contacts in parallel.




Case II : Depletion

* V_{gs} is increased but not negative enough to cause accumulation and not positive enough to invert the channel.



$$C_{gb} = C_{ox}' W (L - 2L_{diff}) \parallel C_{depletion} + C_{GB0} \cdot L$$




→ Surface under the gate oxide is depleted of carriers.

if we further increase V_{gs}

→ weak inversion region \Rightarrow subthreshold current can flow

Case III : Inversion :


$$\Rightarrow V_{gs} = V_{thn} > 0$$



When V_{gs} is sufficiently large ($V_{gs} \geq V_{thn}$)
 \rightarrow large number of electrons are collected under the gate \rightarrow channel region is inverted $p \rightarrow n$

\rightarrow the SiO_2/Si interface is no longer p-type
 \rightarrow n type

\rightarrow These electrons in the channel region under the gate effectively "short" the drain & source in the above figure.



In Inversion:



$$C_{gs} = C_{gd} = \frac{1}{2} C_{ox}' W (L - 2L_{diff}) + C_{gs0} \cdot W$$

gate oxide

$$= \frac{1}{2} C_{ox}' W L - \cancel{C_{ox}' W L_{diff}} + \cancel{C_{ox}' L_{diff} \cdot W}$$

$$C_{gs} = C_{gd} = \frac{1}{2} C_{ox}' WL$$

↳ No substrate resistance in the MOS CAP.





2n inversion

$$C_{gb} = C_{GB0} \cdot L$$

Semiconductor Parametric SPICE Analyzer

MOSCAP C-V Plot :






(Strong Inversion)

	Accumulation	Triode	Saturation
C_{gd}	$C_{gdo} \cdot W$	$\frac{1}{2} WL C_{ox}'$	$C_{gdo} \cdot W$ ← pinch-off
C_{db}	C_{jd}	C_{jd}	C_{jd}
C_{gb}	$C_{ox}' W L_{eff} + C_{gbo} \cdot L$	$C_{gbo} \cdot L$	$C_{gbo} \cdot L$
C_{gs}	$C_{gso} \cdot W$	$\frac{1}{2} WL C_{ox}'$	$\frac{2}{3} WL C_{ox}'$
C_{sb}	C_{js}	C_{js}	C_{js}


junction capacitances

Triode



Saturation

$$\frac{2}{3} C_{ox}' WL$$




Ex 6.1

Decap using NMOS

$$V_{GS} = V_{DD} > V_{thn}$$

(Inversion)



$$\frac{W}{C} = \frac{100}{k_{50}}$$


DECAPS

Scale = 1 μ m

$$C = C_{ox}' WL (\text{scale})^2$$

$$= 1.75 \frac{\text{fF}}{\mu\text{m}^2} \times 100 \mu\text{m} \times 100 \mu\text{m}$$

$$= \underline{\underline{17.5 \text{ pF}}}$$



Threshold Voltage:

Wednesday, February 6, 2019 9:08 AM

- * When $V_{GS} = V_{TH}$, the Si/SiO_2 interface is inverted
- ↳ A channel of electrons is formed under the gate oxide.
- ↳ This channel is built on the top of the depletion region.

