


ECE 445 - Lecture 7

Monday, February 4, 2019 8:03 AM


N-well Resistor Layout:

Ohmic Contact






Poly Resistors:

All active & Poly are Silicided by default




p-si

Can also dope polysilicon using n-select or p-select layers.



PMOS layout






Figure 5.4 (a) Layout of a unit resistor cell, and (b) layout of a divider.

Figures from CMOS Circuit Design, Layout, and Simulation, Copyright Wiley-IEEE, CMOSedu.com





Figure 5.5 Guard ringing an n-well resistor.

Figures from CMOS Circuit Design, Layout, and Simulation, Copyright Wiley-IEEE, CMOSedu.com



Figures from CMOS Circuit Design, Layout, and Simulation, Copyright Wiley-IEEE, CMOSedu.com

Junction Capacitance

$$C_{js} \propto A_s = 15 \times 3 = 45 \text{ (Gj per unit area)}$$

$$C_{jsw} \propto P_s = (15 + 3) \times 2$$

Spice instance:

M_1 D G S B

$L=1$

$W=10$

$AD=40$ $AS=45$

$PD=28$

$PS=36$

$NRD=0$

$NRS=4$


for 65nm scale = 0.3μm

$$\frac{W}{L} = \frac{10 \times \text{scale}}{2 \times \text{scale}}$$

$$\Rightarrow \frac{W}{L} = \frac{500}{2} \quad \text{NMOS layout}$$

In Cadence, enter absolute values

$$\Rightarrow \frac{W}{L} = \frac{3\mu\text{m}}{0.6\mu\text{m}}$$





x 50 times


Large Width

MOSFETs

p-select



(a) Layout



(b) Schematic






Figure 5.18 Layout and equivalent schematic of a large-width MOSFET.






Matching in
Analog circuits

* CMOS is planarized using CMP (chemical mechanical polishing process)




not enough density




with dummy





Long Lengths MOSFET Layout

$$\frac{W}{L} = \frac{10}{100}$$



* Compact layout
for long
lengths.

Figure 5.17 Layout of a long-length MOSFET.

Figures from CMOS Circuit Design, Layout, and Simulation, Copyright Wiley-IEEE, CMOSedu.com





Figure 5.18 Layout and equivalent schematic of a large-width MOSFET.

↳ Here source has larger area
 ↳ higher junction capacitance



$$\tau = R \cdot C$$

CMOS Inverter

⇒ We want larger of the capacitances to be discharged to ground with small switch resistance






Figure 5.19 MOSFETs in series with gates tied together behave as a single MOSFET with the sum of the lengths.

"Process Integration Engineer"



Chapter 6 : MOS Physics :

Monday, February 4, 2020 5:07 AM



Case I: Accumulation $V_{gs} < 0$

⇒ mobile holes from the substrate are accumulated under the gate oxide in the channel region

* Capacitance b/w gate and bulk


$$C_{gb} = C_{ox}' (L - 2L_{diff}) \cdot W$$

$$L_{eff}$$

$$C_{ox}' = \frac{\epsilon_0 \epsilon_{ox}}{t_{ox}}$$

net ϵ_{psil} for the gate oxide

gate oxide thickness



* MOSFET in Accumulation forms a poor quality Epitaxial layer due to the series resistance.