


EECE 445 - Lecture 6.

Wednesday, January 30, 2019 8:04 AM

Silicidation: done by default in the CMOS process.



Silicide \rightarrow Co/W + Si \Rightarrow semi-metallic layer with higher conductivity.
 \rightarrow lower sheet resistance


Ex. Poly $R_{\square} \Rightarrow 200 \frac{\Omega}{\square}$



Silicided Poly $R_{\square} \Rightarrow 5 \frac{\Omega}{\square}$ \leftarrow Can use for short distance routing

* Silicidation reduces the resistance of wires created using Poly or active layers.

* Polysilicon makes linear resistors in CMOS process

Polysilicon Resistors:






* hires or SILI layer blocks silicidation in the enclosed region

↳ all poly resistors are made without silicide.



Poly-poly Capacitors: → C5 is a dual poly process

poly1 & poly2 are used to realize capacitors.

In Cadence
 poly1 → poly (bottom plate)
 poly2 → elec & Electrode (top plate)



poly2
[elec]



$$C = C_{ox}' A = C_{ox}' W \cdot L \cdot (\text{scale})^2$$

\uparrow 100 \uparrow 50 \rightarrow scale = 0.3 μm

$$C_{ox}' = \frac{\epsilon_0 \cdot \epsilon_{\text{oxide}}}{t_{\text{ox}}}$$

Cap per unit area
(constant for the process)

$$\epsilon_0 = 8.85 \frac{\text{aF}}{\mu\text{m}} \leftarrow \text{permittivity in vacuum}$$


$$\epsilon_{\text{ox}} \approx 3.97 \text{ for } \text{SiO}_2$$


CMOS tech	t_{ox}	C_{ox}'
1 μm	200 Å	1.75 fF/ μm^2
50 nm	14 Å	25 fF/ μm^2

from CMOS book

$$C = C_{ox}' \cdot W \cdot L \cdot (\text{scale})^2$$


ignoring the fringe effects





On chip \Rightarrow Capacitance
resistance

$< 1\%$ variation in R_{tc} on the same chip
But from chip to chip $\pm 20\%$ variation in
 $R + C$ values.



In Advanced processes :

MIM capacitors


~ 10 Capacitors

MIM Capacitors

↳ metal-insulator-metal Capacitors



↳ highly linear

↳ no substrate noise coupling




MOSFETs :

Wednesday, January 30, 2019 8:42 AM



in implantation
 $L_{Thermal}$
 Annealing



Lateral Diffusion
 $Lelec = L_{drawn} - 2 L_{diff}$



Oxide Encroachment:

* Fox is not precisely patterned and encroaches into the active area and thus reduces the active opening along the width

Effective width

$$W_{\text{eff}} = W_{\text{drawn}} - 2W_{\text{enc}}$$

→ we can take care of W_{enc} by bloating the masks while processing.



Junction Capacitance


$$C_{js,d} = \underbrace{\frac{G \cdot A_{s,d} (\text{scale})^2}{\left(1 + \frac{V_{(S,D)B}}{P_B}\right)^{m_j}}}_{\text{bottom area}} + \underbrace{\frac{C_{sw} \cdot P_{s,d} (\text{scale})}{\left(1 + \frac{V_{(S,D)B}}{P_{Bsw}}\right)^{m_{jsw}}}}_{\text{sidewall capacitance}}$$

G = zero bias depletion capacitance - bottom
 G_{sw} = " " " " - sidewall

P_B } Built-in potential for bottom
 P_{Bsw} } " " " " sidewall

$V_{(S,D)B} \Rightarrow V_{SB} \quad V_{DB}$
 source or drain to body voltage difference

Overlap Capacitances :





$$C_{gs} = C_{ox}' \cdot L_{diff} \cdot W = C_{GSO} \cdot W$$

$$C_{gd} = C_{ox}' \cdot L_{diff} \cdot W = C_{GDO} \cdot W$$

$C_{GSO} \Rightarrow$ Gate Source overlap Capacitance parameter
 $C_{GDO} \Rightarrow$ Gate Drain " " " "

\hookrightarrow in BSIM model for the MOSFET

$C_{GB0} \Rightarrow$ Gate poly extension over the field region



$$C_{gb} = C_{GB0} \cdot L$$

