


ECF 445 - Lecture 4



Wednesday, January 23, 2019 8:02 AM




* Metal in contact with moderately or lightly doped Si forms a metal-semiconductor diode (Schottky diode).




"Ohmic contact"




* forms an RC transmission line



RC charging waveform




* Lumped RC circuit




$$t_d = 0.7RC$$

Distributed RC Delay:



Resistance per unit square
 \downarrow
 R_{\square}
 \uparrow
 C_{\square}
 Capacitance p.u. square



delay to node-A $\Rightarrow t_{dA} = 0.7 R_D C_D$

" " node-B $\Rightarrow t_{dB} = 0.7 (R_D C_D + 2 R_D C_D)$

Σ more delay

delay after l-sections \Rightarrow

$$t_{de} = 0.7 [R_D C_D + 2 R_D C_D + 3 R_D C_D + \dots + l R_D C_D]$$

$$= 0.7 R_D C_D \left(\sum_{n=1}^l n \right) \rightarrow \frac{l(l+1)}{2} \approx \frac{l^2}{2} \text{ for a large-} l$$

$$\approx 0.7 R_D C_0 \cdot \frac{l^2}{2}$$

$$= 0.35 R_D C_0 l^2$$

$$= 0.35 \underbrace{(R_D \cdot l)}_{\text{net resistance}} \times \underbrace{(C_0 \cdot l)}_{\text{total capacitance}}$$

$$t_d = 0.35 \cdot R_{tot} \cdot C_{tot}$$

90% rise time



$$t_{r2} \approx 1.1 R_{tot} C_{tot}$$

(not $0.7 RC$) ?

↳ because of the distributed nature of the RC line.

= $\frac{1}{2}$ of the lumped RC delay

Elmore Delay :



Σ more delay to any node i of an RC tree is given by

$$T_{Di} = \sum_{k=1}^N R_{ki} \cdot C_k$$

Where

$N \Rightarrow$ total number of nodes in the tree


$C_k =$ Capacitance on node- k

$R_{ki} =$ Resistance between the input and node ' k ' in common with the path between the input and node i .

Σ more delay

$$T_{D3} = R_1 C_1 + (R_1 + R_2) C_2 + (R_1 + R_2 + R_3) C_3 + R_1 C_4$$

Not $(R_1 + R_4) C_4$



No loops

$$T_{D4} = R_1 C_1 + R_1 C_2 + R_1 C_3 + (R_1 + R_4) C_4$$

* In RC trees, capacitance on branches away from the path


to the output are lumped as if they were present at the branching point on the path

* Relation between propagation delay and the Σ more delay?

$$t_d = 0.7 \times T_D$$

\uparrow Σ more delay

90% rise time $t_r = 2.2 \times T_D$




Mwell
machine & later

Metal layers :

⇒ Used to connect circuit elements and to the I/O
 ↳ several layers of Metals → Metal stack

On semi CS ⇒ 3-Metal
 ≥ 8 layers in commercial CMOS.



$Via_1 \Rightarrow M_1 \& M_2$
 $Via_2 \Rightarrow M_2 \& M_3$
 and so on


Metal layer properties

- * Delay
- * Electromigration (degradation of metal wires)

* characterized by the sheet resistance
 $R_s \equiv R_0$ is much lower than n-well resistance

$$\approx 0.1 \frac{\Omega}{\square}$$

* Contact (Via) resistance $\approx 10-50 \Omega$ / per via



$$R = R_s \cdot \frac{L}{W} \equiv R_0 \frac{L}{W}$$

$$= 0.1 \times \frac{10^{-3}}{20 \times 10^{-9}} = 500 \Omega$$

$$\begin{aligned} L &= 1 \text{ mm} \\ W &= 200 \text{ nm} \\ R_s &= 0.1 \Omega/\square \end{aligned}$$

Capacitance Table 3.1

$$C_{\text{tot}} = \underbrace{(1000 \times 0.2)}_{\text{area}} \times 23 \frac{\text{aF}}{\mu\text{m}^2} + \underbrace{(2000 + 0.4)}_{\text{perimeter}} \times 79 \frac{\text{aF}}{\mu\text{m}}$$

$\Rightarrow 162 \text{ fF}$

\Rightarrow Distributed RC Delay in the metal wire

D · C · L


$$10^{-12} \text{ s}$$

⇒ Distributed RC Delay in wire


$$t_d = 0.35 \cdot R_{tot} \cdot C_{tot}$$

$$= 0.35 \times 500 \times 162 \text{ ff} = \underline{\underline{28 \text{ ps}}}$$

10^{-12} s



Electromigration:



Process data sheet ⇒ J ← max. current density is set by electromigration

⇒ Wider wires for large currents