


## ECF 445 - Lecture 4

Wednesday, January 23, 2019 8:02 AM




A Metal in intact with moderately or lightly defeal Si froms a metal-semiconductor disde (schattley disde).






\* Lumped RC circuit ta= 0.78C

## Distributed RC Delay:



Resistance per



$$= 0.7 R_D C_D \left( \frac{l}{2} n \right) \rightarrow \frac{l(l+1)}{2} \leq \frac{l^2}{2} + r \sigma$$

$$loge - l$$

Elmore delay to any mode i of an Rc tree is given by Thi = Rki Ck Na) total number of mades in the CR = Capacitance on mode-k Rp. = Resistance between the input and mode R in common with the fath between the infat and node i Elmore delay To3 = R, G + (R+R2) C2 + (R+R2+R3) C3+ R2-C4 Ry Dowly

Type

Ry Dowly

Ry Dowly Ho los S  $T_{D_4} = R_1 G + R_1 S_2 + R_1 C_3 + (R_1 + R_4) C_4$ 

x In RC trees, Capacitance on branches away from the paths

to the output are lumped as if they were fresent at the branching point on the path

\* Relation between propagation delay and the Elmone delay?

the 0.7x TD

1 Elmore delays

90% now time to = 2.2xTD

ASIC -) Application Specific IC

FRGA

Cadence / Syndpsys

ASIC Design flow -> Synthesis

Custom Design Flow


Metal layers!

1) Used to connect circuit elements and to the I/o

Ly several layer of Metals of Metals of Metal stack

On Semi (5 ) 3-Metal

7,8 layers in Commercial CHOS.



Metal laye properties

× Delay

\* Electromigration (degradation of metal wires)

\* characterized by the

Sheet resistance

Rs=Ro

is much lower Tham

5 0.1 F

Contact (Via) resistance on 10-50\_1/fer via

T. I. I. W= 200 nm

R= Rs. L = RoL

 $= 0.1 \times \frac{10^{3}}{10^{3}} = 500$ 

Rs= 0.12/0

Capacitance Table 3.2

Chot =  $(1000 \times 0.2) \times 23 \frac{aF}{\mu m^2} + (2000 + 0.4) \times 79 \frac{aF}{\mu m}$ 

>= 162 ff

> Distributed RC Jelay in the metal wire

1 15 12

=> Distributed RC Jelay in me ta= 0.35. Rtst. Cost = 0.35 x 500 x 162 ff = 28 ps Wider Metal as we go higher in The Stack Ly love Sheet resistance Si. Transistors are As icated Electromigration:

Slee Homigration:

Surrent J

Gensify = I

Densify = I

Max. Furrent density is led by

Attachmigration

Sleethomigration

Wider wires for large corrents