


ECE 495 - Lecture 3


Wednesday, January 16, 2019 8:02 AM





$$W_B \uparrow \Rightarrow \beta \downarrow$$

* Minimum spacing rules

↳ Design rules set by the process and device engineers to guarantee proper operation of the fabricated circuits





resistivity, $\rho \Rightarrow$ property of the material (Si) and doping

$$R = \rho \frac{L}{A} = \rho \cdot \frac{L}{w \cdot t} = \underbrace{\left(\frac{\rho}{t} \right)}_{R_{\square}} \cdot \frac{L}{w} = R_{\square} \cdot \frac{L}{w}$$

\hookrightarrow Sheet Resistance

$$R_{\square} = \frac{\rho}{t}$$

Ex. N-well resistor


$$\underbrace{10 \mu\text{m}}_w \times \underbrace{100 \mu\text{m}}_L$$

$$R_{\square} = \frac{2 \text{ k}\Omega}{\text{square}}$$

$$R = R_{\square} \cdot \frac{L}{w} = 2 \text{ k}\Omega \times \frac{100 \mu\text{m}}{10 \mu\text{m}} = 20 \text{ k}\Omega$$




$$R = \# \text{ of } \square\text{'s} \times R_{\square} = 5 R_{\square}$$






$$R = 3 R_{\square}$$

Resistance value is defined by the $\left(\frac{L}{w} \right)$ ratio or the number of squares




$$\Rightarrow 2.5 R_0 + 0.6 R_0 = 3.1 R_0$$

PN Junctions :



Reverse-Bias Condition



$$C = \frac{\epsilon \epsilon_r A}{d}$$



In Equilibrium:

$n_p = n_i^2$ — $n_i \Rightarrow$ intrinsic carrier density
 free electron density hole density

Built-in potential, $V_{bi} = \frac{kT}{q} \ln \left(\frac{N_A N_D}{n_i^2} \right)$

$N_A \Rightarrow$ Acceptor type Doping concentration (p-Si)
 $N_D \Rightarrow$ Donor type Doping

Concentration (n-Si)



$$C_j = \frac{C_{j0}}{\left(1 + \frac{|V_r|}{V_{bi}}\right)^m}$$


$$= \frac{C_{j0}}{\left(1 - \frac{V_D}{V_{bi}}\right)^m}$$

$C_{j0} \Rightarrow$ zero-bias capacitance at the pn junction

$V_D \Rightarrow$ voltage across the diode


$m \Rightarrow$ grading coefficient of the junction

$V_{bi} \Rightarrow$ built-in potential of




the pn junction

ESD: Electrostatic Discharge



ESD Diode



⇒ Part of the I/O Design
well resistance used
here



$$C_j = \frac{C_{job}}{\left(1 - \frac{V_D}{V_{bi}}\right)^m} + \frac{C_{jos}}{\left(1 - \frac{V_D}{V_{bi}}\right)^m}$$

$$C_{job} = \frac{Cap}{Area} \times \text{bottom-area} = Cap \left(\frac{fF}{\mu m^2}\right) \times (L \times W)$$

$$C_{jos} = \left(\frac{Cap}{length}\right) \times (\text{perimeter of the n-well}) = Cap \left(\frac{fF}{\mu m}\right) \times (2L + 2W)$$



from the Book:



Using scaling factor (λ)

$$C_{job} = \frac{Cap}{Area} \times (\text{scale})^2 \quad (\text{bottom area in relative quantities})$$

$$C_{pb} = \frac{C_p}{Area} \times (\dots)$$

$$C_{ps} = \left(\frac{C_{pb}}{length} \right) \times (scale) \times Perimeter$$

forward bias Diode :



$V_F \uparrow$
 \Rightarrow potential barrier is lowered
 \Rightarrow carriers diffusing

Stored charge (electrons + holes at the ^{for} interface)

$$\Rightarrow C_s = \frac{I_D \cdot \tau_T}{n V_F}$$

Storage Capacitance

$I_D =$ fwd bias current

$n \Rightarrow$ diode parameter

$V_F = \frac{kT}{q} \Rightarrow$ Thermal voltage






$$Q = C_s V_F$$

$\tau_T \Rightarrow$ transit time

$L \approx 10 \mu\text{s}$ in Si

$$C_s \Rightarrow C_{j, \text{depletion}}$$

Reverse Recovery of Diode



$$t_s = t_2 - t_1 \Leftarrow \text{Storage time}$$

-5-

i.e. time taken to remove
storage charge

$$t_{rr} = t_3 - t_1 \in \text{reverse recovery time}$$

$$t_s = \tau_T \cdot \ln \left(\frac{i_F - i_R}{-i_R} \right)$$