



ECE 445 - Lecture 26

Wednesday, May 1, 2019 8:06 AM

N-stage charge pump



$T_r \Rightarrow$ ramp-up time

$$T_r = \frac{\ln \left[1 - \frac{V_{fin} - (V_{DD} - V_{thn})}{N(V_{DD} - V_{thn})} \right]}{\ln \left(\frac{1}{1 + \frac{C}{C_L}} \right)} \cdot T_{clk}$$

□

$$V_{fin} = N(V_{DD} - V_{THN})$$

└ includes body effect


* Undesired $N \cdot V_{THN}$ drop can be mitigated by using a four-phase design.

Negative Voltage Charge pump:

- * negative voltages are used in many applications
 - ↳ DRAM
 - ↳ digital logic with reduced leakage

$$V_{SB} \uparrow \rightarrow V_{THN} \uparrow \Rightarrow \text{negative voltages } (-0.5V) \text{ for the bulk.}$$

$$V_S - V_B \rightarrow -ve$$



- * Can't use NMOS as the negative voltage with forward bias the source/drain diodes.
 - ↳ use PMOS

1.1

2V_{THP} - V_{DD}


* If we connect the body to V_{DD}
↳ very large body effect ✗

* As a compromise, it's best to connect body to the ground
↳ don't have severe body effect ✓

In CS $0.5\mu\text{m}$ CMOS $\Rightarrow$ $V_{DD} = 5V$
 $V_{thp} = 1V$
 $\Rightarrow V_{out} = -3V$

$V_{DD} = 2.5V$
↳ $V_{out} = -0.5V$

Exp.



$$t_{\text{setup}} = 100\text{ps}$$

$$t_{\text{hold}} = 50\text{ps}$$

$$t_{\text{ccq}} = t_{\text{pcq}} = 25\text{ps}$$

$$f_{\text{clk}} = 2\text{GHz} \rightarrow T_{\text{clk}} = \frac{1}{2 \times 10^9} = 500\text{ps}$$

Max-delay constraint:

$$\begin{aligned} t_{\text{pa}} &\leq T_{\text{clk}} - (t_{\text{setup}} + t_{\text{pcq}}) \\ &= 500\text{ps} - 100\text{ps} - 25\text{ps} \\ &= 375\text{ps} \end{aligned}$$


Min-delay constraint:

$$\begin{aligned} t_{\text{ca}} &\geq t_{\text{hold}} - t_{\text{ccq}} \\ &= 50\text{ps} - 25\text{ps} \\ &= 25\text{ps} \end{aligned}$$



independent of clock

Clock Skew :

Clock Tree



Clock skew.



Worst case Skew estimates:

$$t_{pa} \leq T_c - (t_{pcq} + t_{setup} - T_{skew})$$


$$t_{ca} \geq t_{hold} - t_{cq} + T_{skew}$$

$t_{pa} \downarrow$ $t_{ca} \uparrow$ with skew.

$$\Rightarrow T_{skw} = 25ps$$

$$t_{pd} = 375 - 25 = 350ps$$

$$t_{cd} = 25 + 25 = 50ps$$



Shift register.

$$\left. \begin{array}{l} t_{ce} = t_{pc} = 25ps \\ t_{setup} = 100ps \\ t_{hold} = 50ps \\ T_{clk} = 500ps \end{array} \right\}$$


$$t_{pd} \leq 375ps \checkmark$$

$$t_{cd} \geq 25ps \leftarrow$$

→ will fail hold check

* No issues for setup time




But need to fix hold time issue



$$t_{inv} = 15ps$$

$$t_{pd} = 35ps \leq 37.5ps \quad \checkmark$$

$$t_{ca} = 30ps > 25ps \quad \checkmark$$



⇒ Synchronizers to avoid metastability due to setup time violation

↓
Worst → Harris