



ECE 445 - Lecture 24.

Wednesday, April 24, 2019 7:59 AM


Dynamic Circuits:



Static CMOS



Ratioed-Logic
Pseudo-NMOS



Dynamic logic

* Dynamic circuits use a clocked pull-up instead of a PMOS.
 $\rightarrow$ the pull-up is only active during the clock phase (ϕ)

Operation has two modes:

1) precharge $\Rightarrow \phi = 0 \Rightarrow$ PMOS is ON and initializes the output
 $Y \Rightarrow '1' \Rightarrow V_{DD}$

2) Evaluate $\Rightarrow \phi = 1$, clocked PMOS turns off
 $\rightarrow$ the NMOS network evaluates the logic
 $\rightarrow Y$ remains high or may be pulled down to ground







(+) fastest logic type

$\rightarrow$ lower input cap (only one PMOS precharge device)

$\rightarrow$ no contention during switching


↳ zero static power dissipation

- (-) ↳ require careful clocking
↳ can consume significant dynamic power (CV^2f)
↳ sensitive to noise/coupling during evaluation






unfooted Dynamic logic
Domino




footed Dynamic logic
Footed-Domino

Unfooted


Inverter






NAND2



NOR2



Footed




PF-logic $\Rightarrow$ DRAM design
(Address decoders)



- * Can be 2-3x faster than static logic
- * Dynamic power consumption adds up $\Rightarrow$ almost same as static logic

* fundamental difficulty with dynamic circuits
 ↳ monotonicity requirement

* while a dynamic gate is in evaluation, inputs must be monotonically rising.





⇒ falling input transitions during evaluation are not allowed



output should rise but it doesn't as Y has already been discharged.


* Logic works fine if the falling input transition occurs during the precharge phase

Cascade two Dynamic Gates :



⇒ Cannot cascade two dynamic gates with same clock ϕ


* Place a static CMOS logic (or simply a static inverter) between dynamic gates





⇒ Static stage converts falling output into a monotonically rising signal suitable for the next dynamic gate.

* Dynamic and static logic put together is called Domino Logic

↳ precharge resembles setting up a chain of dominoes and evaluation causes the gates to fire like dominoes tipping over, triggering the next.




Leakage problem :





keeper PMOS helps
node from discharging
due to leakage

Charge-sharing problems :



B "0"



$\overline{f} \cdot x$

charge sharing
between C_y & C_x

* If charge sharing ~~area~~ is large
↳ output may flip and cause logic errors

