



ECE 445 - Lecture 23

Monday, April 22, 2019 8:04 AM


CMOS Latch
Flip-flop.



Latches
level sensitive



flip-flop
Edge-sensitive



Setup Time:

minimum time before which data (D) should be ready
before the clock edge

Hold Time:





minimum time for which data should be held before
the clock edge.

Clk-to-Q Delay:

delay from the clock edge to when the output (Q) is
available.

$t_{pq} \leftarrow$ propagation clk-Q delay
 $t_{cq} \leftarrow$ contamination clk-Q delay

positive edge-triggered FF




$$t_{\text{setup}} = t_{T_1} + t_{I_1}$$

$$t_{pq} = t_{cq} = t_{T_3} + t_{I_3}$$

$t_{\text{hold}} = \text{negative}$ ← because even if we change the input at D after the clock-edge, the FF is able to capture the data.

$$= -(t_{T_1} + t_{I_1})$$







$$t_{\text{setup}} = t_{I_1} + t_{T_1} + t_{I_3} + t_{I_4}$$

$$t_{\text{prop}} = t_{\text{cq}} = t_{T_3} + t_{I_6}$$

$$t_{\text{hold}} = t_{I_0} - (t_{I_1} + t_{T_1} + t_{I_3}) < 0$$

Sequencing of Static Circuits





$$t_{pq} + t_{pd} + t_{\text{setup}} \leq T_{\text{clk}}$$


$\Rightarrow$

$$t_{pd} \leq T_{\text{clk}} - (t_{pq} + t_{\text{setup}})$$

Max-delay

$\rightarrow$ Setup check

* Can slow down the clock to make the circuit work.



- * D_2 must be held at ff_2 's input (hold time requirement)
- * But in the meantime this data (D_2) could be contaminated by change in Q_1
- * D_1 change could contaminate D_2 before the hold time needed for ff_2 .

↳ Hold time failure at ff_2 (hold check).

$$t_{ccq} + t_{cd} \geq t_{hold} \quad \text{... at } D_2$$

$$t_{ccq} + t_{ca} \geq t_{hold}$$

hold time at D₂

contamination delay
due to change in

D₁

$$t_{ca} \geq t_{hold} - t_{ccq}$$

Min-delay
hold-check

$$t_{hold} - t_{ccq} \leq t_{ca}, \quad t_{pd} \leq T_{clk} - (t_{pcq} + t_{setup})$$

Max-Delay

delay constraints on the combinational
logic

* Can't fix hold time failures
↳ throw the chip away.