




ECF 445 - Lecture 20

Wednesday, April 10, 2019 8:06 AM




* PMOS and NMOS networks are complimentary to each other.
 $\rightarrow$ exclusive

$\rightarrow$ both are on
|
... current from V_{DD} to ground. ~~X~~

↳ both are on
↳ large current from V_{DD} to ground. X

↳ both of off at the same time


↳ output is Hi-Z (high impedance)
or floating. 4




* CMOS Static logic is inverting by nature.

NAND-2



$$Y = \overline{AB}$$



networks are complementary




NOR-2




Short-channel CMOS (50nm in the CMOS book)



NAND2



$$R_n = R_n' \frac{L}{W}$$




NOR2





* Preferable to have NMOS in series than PMOS
 ↳ NAND-based logic is preferable over NOR.



~~*~~ Shared diffusion



NAND 3




Input order




Calculate t_{pHL} (falling edge)

* when A arrives latest



node-X has been discharged earlier
 $t_{pHL} = 0.7 R_n 6C = 0.7 \times 2\tau$

* when B arrives latest



both output capacitance as well as the cap at node-X need to be discharged
 extra delay

$$t_{pHL} = 0.7 \left[R_n \times 6C + \frac{R_n}{2} \times 2C \right]$$


$$= 0.7 \times 2.33\tau$$

Design Rule of Thumb:

Inner input is closest to the output (i.e. A)
 Outer input is closest to the supply rails (i.e. B)

1. If inputs arrival time is known, the inner



"Connect latest inputs to "-
terminat."



XOR gate :

$$Z = A \oplus B = \overline{(A \oplus B)} = \overline{(AB + \overline{A}\overline{B})}$$


XOR: $A \oplus B = A\overline{B} + \overline{A}B$ ✓
 XNOR: $\overline{A \oplus B} = AB + \overline{A}\overline{B}$



✗ Implement .

$$Z = \overline{A \oplus B}$$



XNOR gate



And or invert

$$Y = \overline{AB + C}$$

AOI21 $\Rightarrow$



* PMOS A & B closer to the V_{DD} rail to minimize parasitic capacitance that needs to be charged

AOI22 $\Rightarrow$ $Y = \overline{AB + CD}$