



ECF 445 - Lecture 18

Monday, April 1, 2019 7:59 AM


$$t_{pHL} = 0.7$$

$$t_{pLH} =$$




$$t_{pLH} = 0.7 R_p (C_{oxn} + C_{oxp} + C_L)$$


$$t_{pHL} = 0.7 R_n (C_{oxn} + C_{oxp} + C_L)$$



$$f_{osc} = ?$$

$$P_d = C V_{DD}^2 f_{clk}$$






$$t_{pLH} = 0.7 R_p \left(\underbrace{C_{out}}_{30\text{ff}} + \underbrace{C_{int}}_{10\text{ff}} + \underbrace{C_L}_{10\text{ff}} \right) \leftarrow$$

Let $R_p = 1\text{K}\Omega$

$$t_d = 0.7 \times 1 \times 10^3 \times 10 \times 10^{-12} \\ = 0.7 \times 10^{-8} = 7 \times 10^{-9} = 7\text{ns}$$




$$R_p = R_p' \cdot \frac{L}{W} \quad W \uparrow 10\times$$

$$t_d = 0.7 R_p \left[\underbrace{C_{outp}}_{10\times} + \underbrace{C_{outn}}_{10\times} + \underbrace{C_L}_{10\times} \right]$$

Logical Effort


* systematic method for "sizing" digital circuits.

* Simplified model for calculations, assume short-channel CMOS technology



MOSFET Capacitance Model:

$$C \triangleq C_{ox}' WL (\text{scale})^2$$



~~3/2~~



$$\tau = R[C + 2C] = 3RC \quad \leftarrow \begin{array}{l} \text{unit inverter time constant} \\ \text{delay} \quad 0.7(3RC) \end{array}$$

* Express time delays in a process independent unit

Normalized delay, $d = \frac{\tau_{abs}}{0.7\tau}$

$$= \frac{0.7 \times 3RC}{0.7 \times 3RC} = 1$$

baseline for an inverter





$$d = \underbrace{f}_{\text{effort delay}} + \underbrace{p}_{\text{parasitic delay}}$$

$$= g \times h + p$$

logical effort of the gate ($= 1$ for an inverter)


electrical effort (how big of a load is being driven)



parasitic delay $\Rightarrow$ inverter driving its own output
parasitic capacitance (3c) $\Rightarrow$ electrical effort

effort delay $\Rightarrow$ delay due to the inverter driving
 $C_{out} = C_L$

Ex.



$$d = g \cdot h + p$$

$$= 1 \times \left(\frac{12c}{3c} \right) + 1$$

$$= 4 + 1 = \underline{\underline{5}}$$

for an inverter
 $p = 1$
 $g = 1$

$$C_L = \underline{\underline{100c}}$$


$$d = g \cdot h + p$$

$$= 1 \times \left(\frac{100c}{3c} \right) + 1 = \underline{\underline{34}}$$

Logical Effort on paths:

* A multistage logic network

* How do we size each of the stages?



Delay is minimized


Single logic stage	Logic path
Logical Effort (g)	Path effort $\Rightarrow g = \prod_i g_i$
Electrical Effort ($h = \frac{C_{out}}{C_{in}}$)	Path electrical effort $\Rightarrow H = \frac{C_{out, path}}{C_{in, path}}$
$\hookrightarrow$ Effort delay $\Rightarrow \tau = gh$	Path effort $\Rightarrow F = \prod_i f_i = \prod_i g_i h_i = g \cdot H$
Parasitic delay $\Rightarrow \tau_p$	$P = \sum_i \tau_{pi}$
	 $g = g_1 g_2 g_3 g_n$ $H = \frac{C_L}{C_{in1}}$

$$\frac{f}{f} = \frac{g_h}{f}$$

$$F = \frac{g \cdot H}{P}$$

$C_{in,1}$

Branching paths:



Need to account for branching between stages

branching effect, $b = \frac{C_{on,path} + C_{off,path}}{C_{in,path}}$


$$\Rightarrow b = \frac{15 + 15}{15} = 2$$

path branching effect $\Rightarrow B = \prod_i b_i$

Path Effort

$$F = g \cdot B \cdot H$$

$\frac{C_{out,path}}{C_{in,path}}$
 $\prod_i b_i$
 $\prod_i g_i$



Delay of the multistage network:

path delay: $D = \sum_i d_i$

$$= D_F + P$$

$\uparrow$
 path effort
 delay
 (due to F)

$\hookrightarrow$ parasitic delay

$D_F = \sum f_i \Rightarrow$ Sum of the individual effort delays.

$P = \sum p_i \Rightarrow$ Sum of the individual parasitic delays.

objective:
 Find f_i 's such that $D = \sum f_i + \sum p_i$ is minimized

optimization $\Rightarrow$ find f_i 's to minimize D

Theorem:

If a path has N stages with path effort F and path parasitic delay P , then the path delay is minimized when each stage

bears the same effort and must be

$$\Rightarrow \boxed{\hat{f} = F^{1/N}} \rightarrow \textcircled{2}$$

$\Rightarrow$ The minimum delay for the N-stage path is

$$D = N \cdot \hat{f} + P$$

$$\Rightarrow \boxed{D = N F^{1/N} + P} \rightarrow \textcircled{3}$$

$\hookrightarrow$ key result of logical effort

We note that $\underline{F = GBH}$ is independent of gate sizes and depend only on the path

$$F = G, B, H = \frac{C_{out, path}}{C_{in, path}}$$

$\uparrow$ $\uparrow$ $\uparrow$
 G, B, H

$$\hat{f} = F^{1/N}$$

$$\hat{f} = g_i h_i$$

$$\rightarrow h_i = \frac{\hat{f}}{g_i}$$

we know $g_i \Rightarrow$ type of the gate


$$\boxed{C_{out, i} \times g_i} \rightarrow \textcircled{4}$$

$$\therefore h_i = \frac{C_{out,i}}{C_{in,i}} \Rightarrow \boxed{C_{in,i} = \frac{C_{out,i} \times g_i}{f}}$$

$\uparrow$ we can back calculate C_{in} and thus the
 sign of each of the stages.


Choosing the best number of stages ($N=?$)

* Design an inverter buffer to drive external load.



min delay

Buffer Design problem:




$$C_L = 64 \times C_{in}$$

$$N=1$$

$$f = g_h = 1 \times 64$$

$$D = f + p = 64 + 1 = \underline{\underline{65}}$$



$$D = NF^{1/N} + P \longrightarrow P = \sum p_{inv} = N p_{inv}$$

$$\Rightarrow D = N \cdot F^{1/N} + N \cdot p_{inv}$$

$$\frac{\partial D}{\partial N} = F^{1/N} - \cancel{N} \cdot \cancel{\frac{1}{N}} F^{1/N} \ln(F^{1/N}) + p_{inv} = 0$$

$$\Rightarrow F^{1/N} (1 - \ln(F^{1/N})) + p_{inv} = 0$$

$$\Rightarrow p_{inv} + \rho (1 - \ln \rho) = 0$$

$$\text{where } \rho = F^{1/N}$$

$\hat{N} \rightarrow$ best number of stages.

Solving numerically

$$\text{for } p_{inv} = 2$$

$$\rho = \underline{\underline{3.59}} \Rightarrow \hat{f} = F^{1/\hat{N}}$$

$\Rightarrow$ A path achieves best delay by using


$$\hat{N} = \log_{\rho}(F) \text{ stages.}$$

* Using $\rho = \hat{f} = 4$ is a convenient choice and simplifies mentally choosing the best number of stages. ($< 2\%$ error from minimum delay)


$$\hat{N} = \log_4(F)$$

fan-out or stage effort of 4 gives overall the best delay.

$\Rightarrow$ fan-out of 4 ($F=4$) delay.



$$D = 65$$



$$F = C_B H = 1 \cdot 1 \cdot 64 = 64$$

$$\hat{N} = \log_4 F = \log_4(64) = \log_4(4 \times 4 \times 4) = 3 \text{ stages}$$

$$\hat{f} = F^{1/\hat{N}} = \sqrt[3]{64} = \underline{\underline{4}} \leftarrow \text{by design } f=4$$

$$D = N \cdot \hat{f} + P$$

$$= 3 \times 4 + 3 = \underline{\underline{15 \text{ fastest delay}}}$$

