


EC6445 - Lecture 17

Monday, March 25, 2019 8:05 AM

Voltage Transfer Characteristics



$$V_{sp} = \frac{\sqrt{\frac{\beta_n}{\beta_p}} \cdot V_{thn} + (V_{DD} - V_{thp})}{1 + \sqrt{\frac{\beta_n}{\beta_p}}}$$

Beta ratio: $\frac{\beta_n}{\beta_p}$

$$\frac{\beta_n}{\beta_p} = 1 \Rightarrow V_{sp} = \frac{V_{DD}}{2}$$

Assume $L = L_{min}$

$$\frac{\beta_n}{\beta_p} = \frac{k_{ln} \cdot W_n}{k_{lp} \cdot W_p} = 1$$

$$\Rightarrow \frac{W_p}{W_n} = \frac{k_{ln}}{k_{lp}} = \frac{\mu_n C_{ox}}{\mu_p C_{ox}} = \frac{\mu_n}{\mu_p}$$

Long-channel

$$\text{For } \beta = 1 \Rightarrow$$

$$\frac{W_p}{W_n} = \frac{\mu_n}{\mu_p} = 3$$

i.e. same Length

For $\beta = 1 \Rightarrow \frac{1}{W_h} \mu_p$

$\Rightarrow \boxed{W_p = 3 W_n}$ for same Length

* In short-channel CMOS

$$\frac{W_p}{W_n} \approx \frac{V_{satn}}{V_{satp}} \approx 2$$

find this ratio by technology characterization



* $\beta_n = \beta_p$

$\Rightarrow R_n = R_p$


$R_n \left(\frac{L}{W} \right)_n$ $R_p \left(\frac{L}{W} \right)_p$


Drive strength $\propto R_n, R_p$

Schematic Conventions




relative sizing






$\beta_n > \beta_p \Rightarrow$ NMOS is stronger \Rightarrow pulls down VTC more
 $\beta_p > \beta_n \Rightarrow$ PMOS " " \Rightarrow pulls up the VTC more



Regenerative property
 \Rightarrow need gain from each stage



Noise Margin \Rightarrow




$$NM_L = V_{IL} - V_{OL}$$

$$NM_H = V_{IH} - V_{OH}$$


As high NM as possible

See Slides

Inverter Delay



only one switch is closed at a time




$$C_{in} = \frac{3}{2} (C_{oxn} + C_{oxp})$$

$$C_{out} = C_{oxn} + C_{oxp}$$

$$t_{pLH} = 0.7 R_p (C_{oxn} + C_{oxp}) = 0.7 R_p C_{out}$$


$$t_{pHL} = 0.7 R_n C_{out}$$



$$\tau = R_s C_{in}$$

↳ Assumed infinite input drive strength $\Rightarrow R_s = 0$
 \Rightarrow No delay in charging C_{in}

mono-cmos $L = 28\text{nm}$




$$R_p = R_n = R$$

$$C_{out} = 3C$$



$$\text{Time constant} = 3RC = 3\tau$$


process time
constant
 $\tau = RC$




"Latch"

Storage Element







Ring Oscillator

one cycle \Rightarrow 6 delays
 \checkmark $2n$ delays
 $\&$ $n \Rightarrow$ odd


- * Signal feedback is 180° out of phase with odd stages
 - \hookrightarrow oscillation
 - \hookrightarrow self-starting oscillation

Time period of oscillation

$$\rightarrow T_s = n(t_{PHL} + t_{PLH}) = 2n \cdot t_d \text{ if } t_d = t_{PHL} = t_{PLH}$$

$$f_{osc} = \frac{1}{T_s} = \frac{1}{n(t_{PHL} + t_{PLH})}$$

- * When identical inverters are used for each stage



$$C_{tot} = (C_{int} + C_{cap})$$

at any node $C_{tot} = \sum (C_{int} + C_{cap})$

$$\Rightarrow t_{pHL} + t_{pLH} = 0.7 (R_n + R_p) \cdot C_{tot}$$


$$f_{osc} = \frac{1}{n \times 0.7 (R_n + R_p) C_{tot}}$$

$\sum (C_{int} + C_{cap})$

$$f_{osc} = \frac{1}{n (t_{pHL} + t_{pLH})} = \frac{1}{6n\tau}$$

\downarrow
3- τ

* Can estimate process τ from f_{osc}




$$V_{DD} \downarrow \Rightarrow R_n, R_p \uparrow \Rightarrow \tau \uparrow \Rightarrow f_{osc} \downarrow$$

→ Voltage controlled oscillator (PLL)

→ clocking circuitry → PLL
ECE 504

Dynamic Power Consumption :



charge supplied in every cycle = CV_{DD}

average current pulled from $V_{DD} = \frac{Q}{T} = \frac{CV_{DD}}{T}$

→ average power consumption = $V_{DD} \cdot I_{avg}$

from $V_{DD} = \frac{CV_{DD}^2}{T}$

$= CV_{DD}^2 f$

Dynamic Power

$$P_d = CV_{DD}^2 f$$


$\propto f$
 $\propto V_{DD}^2$



$P_d \propto CV_{DD}^2 f$

L activity factor $0 < \alpha < 1$

Static Power Consumption :



average $p_s = V_{DD} \times I_{leakage} = V_{DD} \cdot \frac{(I_{offn} + I_{offp})}{2}$




Subthreshold leakage

Dynamic & static power consumption

Dynamic Power Consumption $\Rightarrow C V_{DD}^2 f$

Inverter $\Rightarrow n C V_{DD}^2 f_{osc}$

Inverter with a Tristate



$s = 1 \Rightarrow out = out_i = \overline{in}$
 $s = 0 \Rightarrow out$ is in Hi-Z high-impedance state

