

ECE 445 - Lecture 16.

Monday, March 18, 2019 12:29 PM

MOSFET Pass Gates:






fig 10.14




V_{THN} drop includes the body effect


$$V_{THN} = V_{THN0} + \gamma \left(\sqrt{V_{S13} + |2V_{SP}|} - \sqrt{P V_{SP}} \right)$$

\uparrow
 $V_{DD} - V_{THN}$



PMOS pass gate




* PMOS is good at passing a "1".



* PMOS is bad at passing a "0" $\Rightarrow V_{THP}$.



Transmission Gate (TG)





(+) rail-to-rail output swing
0 to V_{DD}

(-) Larger layout Area (4T's)



OR

(-) two select lines S & \bar{S}


Ex 10.3




Delay through a pass gate:



TC Delay



$$t_d = 0.7 (R_p || R_n) \left(C_L + \frac{C_{oxn}}{2} + \frac{C_{oxp}}{2} \right)$$





"RC Transmission Line"

"l" gates in series


$$t_d = 0.35 R_n C_{ox} l^2 + 0.7 (l R_n) C_L$$



2x1 MUX



$$out = \overline{S} \cdot A + S \cdot B$$

4x1 MUX







CMOS Inverters :

(+) full logic swing ($0 \leftrightarrow V_{DD}$)


(+) static power dissipation

$$\approx V_{DD} I_{off} \approx 0$$

↑ only leakage power



NMOS-only logic




$$'1' \in V_{DD}$$


$$out > 0$$

"Static power consumption"

g_m v_{ov} Voltage Transfer Curve (VTC) (input-output characteristics)







$V_{sp} \Rightarrow$ Switching point





Short channel CMOS

Wednesday, March 20, 2019 8:59 AM



Switching point :



" Diode Connected"
gate & Drain are connected
Both transistors are in
Saturation
 $V_{DS} > V_{DS,sat} = V_{GS} - V_{thn}$

$$I_D = \frac{\beta_n}{2} (V_{sp} - V_{thn})^2 = \frac{\beta_p}{2} (V_{DD} - V_{sp} - V_{thp})^2$$

Solve for V_{sp}



$$V_{sp} = \frac{\sqrt{\frac{\beta_n}{\beta_p}} \cdot V_{thn} + (V_{DD} - V_{thp})}{1 + \sqrt{\frac{\beta_n}{\beta_p}}}$$

$$V_{sp} = \frac{V_{DD}}{2 + \sqrt{\frac{\beta_n}{\beta_p}}}$$

V_{sp} depends upon Beta ratio = $\frac{\beta_n}{\beta_p}$

$$\frac{\beta_n}{\beta_p} = \frac{k_{pn} \cdot \left(\frac{W}{L}\right)_n}{(k_{pp}) \cdot \left(\frac{W}{L}\right)_p} \Rightarrow$$

if $\frac{\beta_n}{\beta_p} = 1 \Rightarrow V_{sp} = \frac{V_{THN} + V_{DD} - V_{THP}}{2} \approx \frac{V_{DD}}{2}$

desired case
No skew in the inverter
VTC is symmetric

Both PMOS and NMOS have the same
"Drive strength"

Long channel MOS:

$$\frac{\beta_n}{\beta_p} = \frac{\cancel{\mu_n} \cancel{C_{ox}} \left(\frac{W}{L}\right)_n}{\mu_p \cancel{C_{ox}} \left(\frac{W}{L}\right)_p} = 1$$

$$\Rightarrow \frac{\left(\frac{W}{L}\right)_p}{\left(\frac{W}{L}\right)_n} = \frac{\mu_n}{\mu_p} \approx 3$$

$$L_p = L_n = L_{min}$$

$$\frac{W_p}{W_n} = \frac{\mu_n}{\mu_p} \approx 3$$

