




ECE 495 - Lecture 15

Monday, March 18, 2019 10:01 AM

Digital MOSFET Model:




$$R_n = \frac{\Delta V}{\Delta I} = \frac{V_{DD}}{\frac{\beta (V_{DD} - V_{THN})^2}{2}}$$

$$= \frac{V_{DD}}{k_n \cdot \frac{W}{L} \cdot \frac{(V_{DD} - V_{THN})^2}{2}}$$

$$= \underbrace{\left(\frac{V_{DD}}{k_n \frac{(V_{DD} - V_{THN})^2}{2}} \right)}_{R_n'} \cdot \frac{L}{W}$$

$$R_n = R_n' \cdot \frac{L}{W}$$



* Switch is closed when $V_{gs} > V_{Tn}$

* Switch is open when $V_{gs} < V_{Tn}$

On Resistance $\Rightarrow R_n$

off Resistance $\rightarrow \infty$

Table 9.1 from CMOS Book

$$L = 1 \mu\text{m}, \quad \frac{W}{L} = \frac{10}{1}$$

$$R_n = \frac{V_{DS}}{I_{D,sat}} = \frac{5V}{3.3 \mu\text{A}} \approx \underline{1.5 \text{ k}\Omega}$$

$$R_n = R_n' \left(\frac{L}{W} \right)$$

$$\Rightarrow R_n' = R_n \cdot \left(\frac{W}{L} \right) = 1.5 \text{ k}\Omega \times \frac{10}{1} = 15 \text{ k}\Omega$$

Similarly from I-V curves for the pmos

$$R_p = \underline{45 \text{ k}\Omega} \cdot \frac{L}{W}$$

R_p'
 $\text{Pmos} \rightarrow \frac{R_p'}{R_n'} = \frac{k_p n}{k_p p} = \boxed{\frac{\mu_n}{\mu_p} \approx 3}$ in Silicon before velocity saturation
 $\text{Nmos} \rightarrow$

electron mobility = 3x hole mobility

$$\Rightarrow R_p' = 3 \times R_n'$$

$\Rightarrow$ Effective switching resistance of Pmos is roughly
 3x than that of the Nmos in long-channel
 cases.

Short-channel : CMOS Book Example of 50nm CMOS

$$R_n = \frac{V_{DD}}{I_D} = \frac{V_{DD}}{I_{on} \cdot W \cdot (\text{Scale})} = \frac{1V}{600 \frac{\mu A}{\mu m} \times W \times \text{Scale}} \rightarrow 50nm$$

$$= \frac{34k\Omega}{W}$$

$$R_p = \frac{68k\Omega}{W}$$

ratio of saturation velocities in short channel CMOS.


$$\frac{R_p}{R_n} = \frac{V_{satn}}{V_{satp}} \approx 2$$

PMOS switch resistance is 2x of NMOS.

→ $\frac{R_p}{R_n}$ ratio depends upon the exact process and needs to be characterized using the I-V curves.

Capacitance Models :


→ CMOS Textbook :





NMOSFET spends most of the time in Triode region while switching


→ Using Triode capacitance
↳ overestimate in Saturation

Apply Miller Approximation to C_g






Complete Model for the NMOS switch



Other Models

Synthesis tools using logical effort





Process Characteristic Time Constant :

↳ intrinsic switching speed of MOSFET.

Long-channel CMOS:

$$\begin{aligned} \tau_n = R_n C_{ox} &= \frac{2L \cdot V_{DD}}{k_{n,n} (V_{DD} - V_{thn})^2} \cdot C_{ox}' WL (\text{Scale})^2 \\ &= \frac{2C_{ox}' V_{DD} \cdot L^2 \cdot (\text{Scale})^2}{k_{n,n} (V_{DD} - V_{thn})} \propto L^2 \end{aligned}$$

Speed increases as $\propto \frac{1}{L^2}$

↳ Speed doubles for every decrease in length by $\sqrt{2}$

for short-channel CMOS process :

$$\begin{aligned} \tau_n = R_n C_{ox} &= \frac{V_{DD}}{I_{on,n} \cdot W \cdot (\text{Scale})} \cdot C_{ox}' WL (\text{Scale})^2 \\ &= \frac{V_{DD} \cdot C_{ox}' \cdot L \cdot \text{Scale}}{I_{on,n}} \propto L \end{aligned}$$

$$\text{Speed} \propto \frac{1}{L}$$

$\Rightarrow$ the minimum channel length for maximum speed in a technology.

from CMOS book:

Long-L ($1\mu\text{m}$)

$$\tau_n = \underbrace{15k}_{R_n'} \cdot \frac{L}{W} \times \underbrace{1.75}_{C_{ox'}} \cdot \frac{fF}{\mu\text{m}^2} \cdot L \cdot W \cdot (\text{scale})^2 \approx \underline{25ps}$$

$$\tau_p = R_p C_x \approx \underline{75ps} \quad \checkmark \quad 3\times \text{ slower than NMOS}$$

Book short channel (50nm)

$$\tau_n = \frac{1.7k\mu\text{m}}{W \cdot \text{Scale}} \times 25 \frac{fF}{\mu\text{m}^2} WL(\text{scale})^2 = \underline{2.1ps}$$

$$\tau_p = \underline{4.2ps} \quad \checkmark \quad \text{PMOS is } 2\times \text{ slower than NMOS}$$


Intrinsic delay

$$\tau_n = R_n C_{ox}$$

$$\propto L^2 \propto L$$

independent of W ?







$$\left(\frac{W}{L}\right) \uparrow \Rightarrow R_n \downarrow$$

$$C_{ox} = C_{ox}' WL \uparrow$$

↑ Delay when the NPMOS switch is driving its own parasitic capacitance



$$\tau = R_n (C_{ox} + C_L)$$

$$\frac{\tau}{\tau_n} = \frac{R_n (C_{ox} + C_L)}{R_n C_{ox}} = \left(1 + \frac{C_L}{C_{ox}} \right) \downarrow$$



fixed

$$W \uparrow \Rightarrow C_{ox} \uparrow$$

Naturally the switching delay will decrease with $\left(\frac{W}{L}\right) \uparrow$ when driving a fixed load.

- C.

Delay Definitions in a Digital circuit :




Propagation Delay :


$t_{pd} \Rightarrow$ maximum time from the input crossing 50% to the output crossing 50% value.

Contamination Delay

$t_{cd} \Rightarrow$ minimum time from input crossing 50% to the output crossing 50%.





$t_{pHL} \Rightarrow$ propagation delay time for output going high to low
 $t_{pLH} \Rightarrow$ " " " output going from low to high



$t_d = 0.7 RC \leftarrow$ propagation delay $\leftarrow$
 $\Rightarrow t_{rise} = 2.2 RC \leftarrow$ 10% to 90% rise time

Book Example 10.2 :






$$\begin{aligned}
 t_{pHL} &= 0.7 R_n C_{tot} \\
 &= 0.7 \times R_n \times (C_{ox} + C_L) \\
 &= 0.7 \times \underbrace{15 \text{ k}\Omega \cdot \frac{1}{10}}_{R_n'} \times (1.75 \frac{\text{fF}}{\mu\text{m}^2} \times 10 \times 1 + 50 \text{ fF}) \\
 &\leq \underline{\underline{70 \text{ ps}}}
 \end{aligned}$$

Cont Load capacitance

R_n' $\frac{L}{W}$

Ex 10.2
b)







$$t_{pLH} = 0.7 R_p C_{out}$$

$$= 0.7 \times 45k\Omega \left(\frac{L}{W}\right) \left[1.7 \frac{5ff}{\mu m^2} \times WL + 50ff \right]$$

$$\approx \underline{\underline{210ps}}$$

3x worse delay due to the
PMOS



CMOS Book Chapter 10