




# ECF 445 - Lecture 11

Wednesday, February 20, 2019 8:04 AM



$$I_D = f(V_{GS}, V_{DS}, V_{SB})$$



\* NMOS is in saturation  $V_{DS} > \underbrace{V_{DS,sat}}_{= V_{GS} - V_{THN}}$

Body effect :

$$V_{THN} = V_{THN0} + \gamma \cdot f(V_{SB})$$


$$f(V_{SB}) = \left( \sqrt{V_{SB} + 2V_{fp}} - \sqrt{2V_{fp}} \right)$$

$$V_{SB} \uparrow \Rightarrow V_{THN} \uparrow$$

SAT:

$$I_{D,sat} = \frac{1}{2} k_p n \frac{W}{L} (V_{GS} - V_{THN})^2$$

$$V_{SB} \uparrow \Rightarrow V_{THN} \uparrow \Rightarrow I_{D,sat} \downarrow$$



Qualitatively:


if  $V_{SB} > 0 \Rightarrow$  a large voltage ( $V_{TH0}$ ) is needed at the gate and invert the channel

$\hookrightarrow V_{TH0} \uparrow$

$\hookrightarrow I_{D,sat} \downarrow \Rightarrow$  Body effect.

$$V_{DS} > V_{DS, sat}$$

$Q_I$   
 $\equiv$  total charge in  
 the inversion  
 layer



$$Q_I = W \int_0^L Q_I'(y) dy$$

$$= W C_{ox}' \int_0^L (V_{GS} - V(y) - V_{TH}) dy$$

$$Q_I = \frac{2}{3} WL C_{ox}' (V_{GS} - V_{TH})$$

$$C_{gs} = \frac{\partial Q_I}{\partial V_{GS}} = \frac{2}{3} WL C_{ox}'$$


$$Q = CV$$

$$C = \frac{\partial Q}{\partial V}$$

assuming linear voltage drop of  $V_{GS}$  across the channel

$$C_{gs} = \frac{2}{3} C_{ox}' WL$$

$$C_{gs} = \frac{2}{3} C_{ox} WL$$



$$C_{gd} = C_{ox} W L$$



↑ due to overlap capacitance at  $C_{gd}$

$\Rightarrow C_{gs} \Rightarrow C_{gd}$  in Saturation

# Subthreshold Characteristics of MOSFETs

\* So far we saw that the MOSFET starts to conduct when  $V_{GS} \geq V_{THN}$

\* In reality, there is a small current that flows for  $V_{GS} < V_{THN}$   
 ↳ Subthreshold current.  
 (weak inversion region of operation)



inversion


$S \Rightarrow$  subthreshold slope  $\Rightarrow \frac{mV}{\text{current change}}$

$\hookrightarrow$  inverse of the slope seen in the  $\log(I_D)$  vs  $V_{GS}$  plot.

$\Rightarrow$  for  $V_{GS} < V_{THN} \Rightarrow$  no channel  $\Rightarrow$  current is not due to drift.

$\hookrightarrow$  subthreshold current is due to diffusion

$\hookrightarrow$  same mechanism as in the BJTs.



\* In weak inversion, electrons diffuse from source to drain through the body  
 $\hookrightarrow$  diffusion current in sub  $V_T$  subthreshold.

\* In subthreshold, the drain current

$$I_D = I_{D0} \frac{W}{L} \cdot e^{\frac{(V_{GS} - V_{THN})}{nV_T}} \left( 1 - e^{-V_{DS}/V_T} \right) \quad \left( V_T = \frac{kT}{q} \right)$$

$n \Rightarrow$  slope parameter

assuming  $V_{DS}$  is small

$$\Rightarrow \log(I_D) = \log\left(\frac{W}{L}\right) + \log(I_{D0}) + \left(\frac{V_{GS} - V_{THN}}{nV_T}\right) \cdot \log e$$

r l o ...

$$\Rightarrow \log(I_D) = \log\left(\frac{W}{L}\right) + \log(I_0) - \frac{V_{th}}{nV_T} \log_{10} e + \underbrace{\left(\frac{\log e}{nV_T}\right)}_{S} V_{GS}$$

$$\frac{\partial \log(I_D)}{\partial V_{GS}} = \frac{\log_{10} e}{nV_T} \equiv S^{-1}$$

$$\Rightarrow S = \left[ \frac{\partial \log(I_D)}{\partial V_{GS}} \right]^{-1} = \frac{nV_T}{\log_{10} e} = nV_T \cdot \ln(10)$$

$$S = nV_T \ln(10)$$

slope parameter  
depends upon the  
device design:

doping, physical  
geometry, type of  
device

$$\cdot V_T = 26 \text{ mV}$$

$$\text{Let } n=1$$


$$\Rightarrow S = 26 \text{ mV} \times 1 \times \ln(10) \approx 60 \frac{\text{mV}}{\text{decade}}$$

$$\text{for } n=1.6 \Rightarrow S = 100 \frac{\text{mV}}{\text{decade}}$$

\* 'S' indicates by how much the gate voltage must drop  
to decrease the leakage current by an order of

magnitude ( $10^x$ )

→ we desire a smaller value for " $S$ "




\* We want a high  $S^{-1}$  value  $\Rightarrow$  a small value for  $S$

In Bulk CMOS  $\Rightarrow S \approx 60 \frac{mV}{\text{decade}}$





SOI CMOS

→ Silicon on insulator











⇒ Can trade off leakage current with the drive current (or speed)

Assessment of transistors

$\hookrightarrow$  nfet  
 hvt-nfet  $\leftarrow$  high  $V_{thn}$   
 lvt-nfet  $\leftarrow$  low  $V_{thn}$   
 zvt-nfet  $\leftarrow$  zero  $V_{thn}$



\* Design a switch with low leakage current ( $I_{off}$ )






use body effect  
 $V_{SB} > 0$

$V_{SB} = V_{DD} \Rightarrow V_{thn} \uparrow$

# Short-channel Effects

$$L < 1\mu m$$

\* when the channel length ( $L$ ) becomes the same order of magnitude as the source/drain length, the electric field in the device is no longer 1D.  $\Rightarrow$  rather 2D



\* Drain also participates in channel's electric behavior to a larger extent.

$V_{DS} \Rightarrow$  impacts  $V_{THW}$

$\hookrightarrow$  DIBL  $\Rightarrow$  Drain induced Barrier Lowering

\* DIBL  $\Leftarrow V_{THW} \propto V_{DS} \uparrow$

\* GIDL  $\Leftarrow$  Gate induced drain leakage (DRAM)

\* hot carriers