

ECE 445 INTRO TO VLSI DESIGN

PAD FRAME BASICS

VISHAL SAXENA

VSAXENA@UIDAHO.EDU



© Vishal Saxena

University of Idaho
College of Engineering

BOND PAD





Figure 3.1 The bonding wire connection to a pad.

BOND PAD – CROSS SECTION




Figure 3.2 Layout of metal2 used for bonding pad with associated cross-sectional view.

<http://cmosedu.com>



BOND PAD – PASSIVATION OPENING





Figure 3.3 Layout of a metal2 pad with pad opening for bonding connection in a 50 nm (scale factor) CMOS process.

<http://cmosedu.com>



BOND PAD IN C5 PROCESS




- On Semi C5 has three metal layers
- Use top metal (*metal3*) for layout
- *glass* layer defines the passivation opening

<http://cmosedu.com>



PAD FRAME





- Use array of the bond pad cell to create a pad frame
- In practice ESD protection circuits are required at each I/O
 - Analog and Digital I/O library


<http://cmosedu.com>

PAD FRAME

- 40-pin pad frame with chip micrograph



BONDING DIAGRAM



- MOSIS creates a bonding diagram
- Define the connections between the chip bonds and the package pins



<http://cmosedu.com>

