



# ECE 310 - Lecture 15



Friday, February 16, 2018 10:31 AM



n-channel MOSFET  $\equiv$  nFET NMOS




Current always flows from Drain to Source



Symbol view


Cross-section view

a)  $V_G \ll 0 \leftarrow$  large negative voltage Accumulation



"Depletion"

b)  $V_G \gtrsim 0 \Rightarrow$  slightly larger than zero



Depletion Region  
(no carriers left in this region)


-ve charged fixed atoms  
+ holes are pushed out

c)  $V_G > V_{THN} \leftarrow$  Threshold Voltage

"INVERSION"



Inversion of the channel region









Inversion of the channel region

$$V_{THN} \approx 300\text{mV} - 500\text{mV}$$

→ really depends upon Technology used.


channel is created by inverting the surface.








Carrier Transport Mechanism  $\rightarrow$  Drift

$\rightarrow$  electrons are drifted across the channel



$L \equiv$  Length of MOSFET  
 $L \equiv 10\mu\text{m}$  in 1975  
 $\leq 10\text{nm}$  in iPhone 8 (2018)

$W \equiv$  Width of the MOSFET  
 IC designer controls  $W \& L$



Gate oxide thickness

$t_{ox} \downarrow$   
 $\epsilon_{ox} \uparrow$

$$C_{ox} = \frac{\epsilon_0 \epsilon_x}{t_{ox}} \underbrace{WL}_{\text{Area}}$$

higher oxide capacitance  
 $\Rightarrow Q = C_{ox} V_g$   
 $\Rightarrow$  higher charge density  
 $\hookrightarrow$  larger current

Designers control  $\Rightarrow W \& L, V_{gs}, V_{ds}$

can't control  $\Rightarrow t_{ox}, \epsilon_{ox}, \text{Doping levels,}$

regions

Can't control  $\Rightarrow$   $t_{ox}$ ,  $\epsilon_{ox}$ , Doping levels,  
mobility etc.