

Modelling and Analysis of Computer Network Clocks

David L. Mills

Abstract

This report describes analytical models and design methodologies for computer clocks synchronized to other clocks in a computer network or internetwork. This requires each clock to function as a disciplined oscillator which can be adjusted in both time and frequency to compensate for the intrinsic errors of the onboard frequency source. It also requires the use of a time-synchronization protocol such as the Network Time Protocol, summarized briefly in this report, or the Digital Time Synchronization Service, described elsewhere.

The goal in this effort is to improve the synchronization accuracy from the tens of milliseconds regime of present timekeeping models to the submillisecond regime. In this report analytical models are used to express the accuracy and stability of a computer clock and to establish its design parameters with respect to time and frequency error tolerances. These models are based on the theory of adaptive-parameter, phase-lock loops. Included is a discussion on methods to combine the timing information received from a number of synchronized peer clocks to improve the accuracy and reliability of the local clock. Finally, a detailed analysis of the maximum and expected errors accumulated from the primary source of time throughout the synchronization subnet is presented.

Keywords: clock modelling, computer clock, synchronization error analysis, disciplined oscillator, synchronization algorithms, time synchronization, network synchronization.

Sponsored by: Defense Advanced Research Projects Agency under NASA Ames Research Center contract number NAG 2-638 and National Science Foundation grant number NCR-89-13623.

Table of Contents

1.	Introduction	1
2.	Terms and Notation	1
3.	Network Time Protocol	3
4.	Computer Clock Models	5
4.1.	The Fuzzball Clock Model	7
4.2.	The Unix Clock Model	8
4.3.	A Precision Clock Model	9
5.	Mathematical Model of the Generic Local Clock	10
5.1.	Type-I Phase-Lock Loop	13
5.2.	Type-II Phase-Lock Loop	14
5.3.	The NTP Local-Clock Model	15
5.4.	Bandwidth Management	17
6.	Clock-Combining Algorithms	18
7.	Analysis of Errors	20
7.1.	Clock Modelling	22
7.2.	Measurement Errors	23
7.3.	Network Errors	25
7.4.	Inherited Errors	25
8.	Summary	28
9.	References	28

List of Figures

Figure 1.	Subnet Synchronization Topologies	3
Figure 2.	Network Time Protocol	3
Figure 3.	Measuring Delay and Offset	4
Figure 4.	Hardware Clock Models	5
Figure 5.	Clock Adjustment Process	9
Figure 6.	Phase-Lock Loop (PLL) Model	12
Figure 7.	Timing Intervals	16
Figure 8.	Allan Variance of WWVB Receiver	21
Figure 9.	Error Accumulations	26

List of Tables

Table 1.	Phase-Lock Loop Variables	11
Table 2.	Phase-Lock Loop Parameters	11
Table 3.	Variables Used in the NTP Local-Clock Model	15
Table 4.	Notation Used in Error Analysis	22