




Instruction Selection and Scheduling

The Problem

Writing a compiler is a lot of work

- Would like to reuse components whenever possible
- Would like to automate construction of components



Today's lecture:
Automating
Instruction
Selection and
Scheduling

- Front end construction is largely automated
- Middle is largely hand crafted
- (Parts of) back end can be automated



Definitions

Instruction selection

- Mapping IR into assembly code
- Assumes a fixed storage mapping & code shape
- Combining operations, using address modes

Instruction scheduling

- Reordering operations to hide latencies
- Assumes a fixed program (*set of operations*)
- Changes demand for registers

Register allocation

- Deciding which values will reside in registers
- Changes the storage mapping, may add false sharing
- Concerns about placement of data & memory operations



The Problem

Modern computers (still) have many ways to do anything

Consider register-to-register copy in ILOC


- Obvious operation is $r_i \Rightarrow r_j$
- Many others exist

$\text{addI } r_i, 0 \Rightarrow r_j$	$\text{subI } r_i, 0 \Rightarrow r_j$	$\text{lshiftI } r_i, 0 \Rightarrow r_j$
$\text{multI } r_i, 1 \Rightarrow r_j$	$\text{divI } r_i, 1 \Rightarrow r_j$	$\text{rshiftI } r_i, 0 \Rightarrow r_j$
$\text{orI } r_i, 0 \Rightarrow r_j$	$\text{xorI } r_i, 0 \Rightarrow r_j$... and others ...

- Human would ignore all of these
- Algorithm must look at all of them & find low-cost encoding
 - Take context into account *(busy functional unit?)*

The Goal

Want to automate generation of instruction selectors



Machine description should also help with scheduling & allocation



The Big Picture

Need pattern matching techniques


- Must produce good code
- Must run quickly

(some metric for good)

A treewalk code generator runs quickly

How good was the code?

Tree



Treewalk Code

```
loadI    4    => r5
loadAO   rarp,r5=>r6
loadI    8    => r7
loadAO   rarp,r7=>r8
mult     r6,r8=>r9
```

Desired Code

```
loadAI   rarp,4 => r5
loadAI   rarp,8 => r6
mult     r5,r6 => r7
```



The Big Picture


Need pattern matching techniques

- Must produce good code
- Must run quickly

(some metric for good)

A treewalk code generator runs quickly

How good was the code?





How do we perform this kind of matching ?

Tree-oriented IR suggests pattern matching on trees

- Tree-patterns as input, matcher as output
- Each pattern maps to a target-machine instruction sequence
- Use bottom-up rewrite systems

Linear IR suggests using some sort of string matching

- Strings as input, matcher as output
- Each string maps to a target-machine instruction sequence
- Use text matching or peephole matching

In practice, both work well; matchers are quite different



Peephole Matching

- Basic idea
- Compiler can discover local improvements locally
 - Look at a small set of adjacent operations
 - Move a "peephole" over code & search for improvement
- Classic example: store followed by load

Original code

```
storeAI r1    ⇒ rarp,8  
loadAI  rarp,8 ⇒ r15
```

Improved code

```
storeAI r1    ⇒ rarp,8  
i2i      r1 ⇒ r15
```



Peephole Matching

- Basic idea
- Compiler can discover local improvements locally
 - Look at a small set of adjacent operations
 - Move a "peephole" over code & search for improvement
- Classic example: store followed by load
- Simple algebraic identities

Original code

```
addI    r2,0 ⇒ r7
mult    r4,r7 ⇒ r10
```

Improved code

```
mult    r4,r2 ⇒ r10
```



Peephole Matching

- Basic idea
- Compiler can discover local improvements locally
 - Look at a small set of adjacent operations
 - Move a "peephole" over code & search for improvement
- Classic example: store followed by load
- Simple algebraic identities
- Jump to a jump

Original code

jumpI → L₁₀
L₁₀: jumpI → L₁₁

Improved code

L₁₀: jumpI → L₁₁



Peephole Matching

Implementing it

- Early systems used limited set of hand-coded patterns
- Window size ensured quick processing

Modern peephole instruction selectors

- Break problem into three tasks





Peephole Matching

Expander

- Turns IR code into a low-level IR (LLIR)
- Operation-by-operation, template-driven rewriting
- LLIR form includes all direct effects (*e.g., setting cc*)
- Significant, albeit constant, expansion of size





Peephole Matching

Simplifier

- Looks at LLIR through window and rewrites it
- Uses forward substitution, algebraic simplification, local constant propagation, and dead-effect elimination
- Performs local optimization within window



- This is the heart of the peephole system
 - Benefit of peephole optimization shows up in this step



Peephole Matching

Matcher

- Compares simplified LLIR against a library of patterns
- Picks low-cost pattern that captures effects
- Must preserve LLIR effects, may add new ones (*e.g., set cc*)
- Generates the assembly code output



Example




Original IR Code

OP	Arg ₁	Arg ₂	Result
mult	2	y	t ₁
sub	x	t ₁	w

t₁ = r₁₄
w = r₂₀

Expand



LLIR Code

```
r10 ← 2
r11 ← @y
r12 ← rarp + r11
r13 ← MEM(r12)
r14 ← r10 × r13
r15 ← @x
r16 ← rarp + r15
r17 ← MEM(r16)
r18 ← r17 - r14
r19 ← @w
r20 ← rarp + r19
MEM(r20) ← r18
```



Example



LLIR Code

```
r10 ← 2
r11 ← @y
r12 ← rarp + r11
r13 ← MEM(r12)
r14 ← r10 × r13
r15 ← @x
r16 ← rarp + r15
r17 ← MEM(r16)
r18 ← r17 - r14
r19 ← @w
r20 ← rarp + r19
MEM(r20) ← r18
```

Simplify



LLIR Code

```
r13 ← MEM(rarp + @y)
r14 ← 2 × r13
r17 ← MEM(rarp + @x)
r18 ← r17 - r14
MEM(rarp + @w) ← r18
```



Example

LLIR Code

$r_{13} \leftarrow \text{MEM}(r_{\text{arp}} + @y)$


$r_{14} \leftarrow 2 \times r_{13}$

$r_{17} \leftarrow \text{MEM}(r_{\text{arp}} + @x)$

$r_{18} \leftarrow r_{17} - r_{14}$

$\text{MEM}(r_{\text{arp}} + @w) \leftarrow r_{18}$

Match



Iloc (Assembly) Code

loadAI $r_{\text{arp}}, @y \Rightarrow r_{13}$

multI $2 \times r_{13} \Rightarrow r_{14}$

loadAI $r_{\text{arp}}, @x \Rightarrow r_{17}$

sub $r_{17} - r_{14} \Rightarrow r_{18}$

storeAI $r_{18} \Rightarrow r_{\text{arp}}, @w$

- Introduced all memory operations & temporary names
- Turned out pretty good code



Making It All Work

Details

- LLIR is largely machine independent
- Target machine described as LLIR → ASM pattern
- Actual pattern matching
 - Use a hand-coded pattern matcher (gcc)
- Several important compilers use this technology
- It seems to produce good portable instruction selectors

Key strength appears to be late low-level optimization



Definitions

Instruction selection

- Mapping IR into assembly code
- Assumes a fixed storage mapping & code shape
- Combining operations, using address modes

Instruction scheduling

- Reordering operations to hide latencies
- Assumes a fixed program (*set of operations*)
- Changes demand for registers

Register allocation

- Deciding which values will reside in registers
- Changes the storage mapping, may add false sharing
- Concerns about placement of data & memory operations



What Makes Code Run Fast?

- Many operations have non-zero latencies
- Modern machines can issue several operations per cycle
- Execution time is *order-dependent* (and has been since the 60's)

Assumed latencies (conservative)

<u>Operation</u>	<u>Cycles</u>
load	3
store	3
loadl	1
add	1
mult	2
fadd	1
fmult	2
shift	1
branch	0 to 8

- Loads & stores may or may not block
 - Non-blocking \Rightarrow fill those issue slots
- Branch costs vary with path taken
- Scheduler should hide the latencies



Example

$$w \leftarrow w * 2 * x * y * z$$

Cycles Simple schedule

1	loadAl	r0,@w	⇒ r1
4	add	r1,r1	⇒ r1
5	loadAl	r0,@x	⇒ r2
8	mult	r1,r2	⇒ r1
9	loadAl	r0,@y	⇒ r2
12	mult	r1,r2	⇒ r1
13	loadAl	r0,@z	⇒ r2
16	mult	r1,r2	⇒ r1
18	storeAl	r1	⇒ r0,@w
21	r1 is free		

**2 registers, 20
cycles**

Cycles Schedule loads early

1	loadAl	r0,@w	⇒ r1
2	loadAl	r0,@x	⇒ r2
3	loadAl	r0,@y	⇒ r3
4	add	r1,r1	⇒ r1
5	mult	r1,r2	⇒ r1
6	loadAl	r0,@z	⇒ r2
7	mult	r1,r3	⇒ r1
9	mult	r1,r2	⇒ r1
11	storeAl	r1	⇒ r0,@w
14	r1 is free		

**3 registers, 13
cycles**

Reordering operations to improve some metric is called instruction scheduling




Instruction Scheduling (Engineer's View)

The Problem

Given a code fragment for some target machine and the latencies for each individual operation, reorder the operations to minimize execution time

The Concept



The task

- Produce correct code
- Minimize wasted cycles
- Avoid spilling registers
- Operate efficiently




Instruction Scheduling (The Abstract View)

To capture properties of the code, build a dependence graph G

- Nodes $n \in G$ are operations with $type(n)$ and $delay(n)$
- An edge $e = (n_1, n_2) \in G$ if & only if n_2 uses the result of n_1

a:	loadAl	r0,@w	\Rightarrow r1
b:	add	r1,r1	\Rightarrow r1
c:	loadAl	r0,@x	\Rightarrow r2
d:	mult	r1,r2	\Rightarrow r1
e:	loadAl	r0,@y	\Rightarrow r2
f:	mult	r1,r2	\Rightarrow r1
g:	loadAl	r0,@z	\Rightarrow r2
h:	mult	r1,r2	\Rightarrow r1
i:	storeAl	r1	\Rightarrow r0,@w

The Code



The Dependence Graph



Instruction Scheduling (What's so difficult?)

Critical Points

- All operands must be available
- Multiple operations can be ready
- Moving operations can lengthen register lifetimes
- Placing uses near definitions can shorten register lifetimes
- Operands can have multiple predecessors

Together, these issues make scheduling hard (NP-complete)

Local scheduling is the simple case

- Restricted to straight-line code
- Consistent and predictable latencies



Instruction Scheduling

The big picture

1. Build a dependence graph, P
2. Compute a priority function over the nodes in P
3. Use list scheduling to construct a schedule, one cycle at a time
 - a. Use a queue of operations that are ready
 - b. At each cycle
 - I. Choose a ready operation and schedule it
 - II. Update the ready queue

Local list scheduling

- The dominant algorithm for twenty years
- A greedy, heuristic, local technique



Local List Scheduling

```
Cycle  $\leftarrow$  1  
Ready  $\leftarrow$  leaves of  $P$   
Active  $\leftarrow \emptyset$ 
```

```
while (Ready  $\cup$  Active  $\neq \emptyset$ )
```

```
  if (Ready  $\neq \emptyset$ ) then
```

```
    remove an  $op$  from Ready
```

```
     $S(op) \leftarrow$  Cycle
```

```
    Active  $\leftarrow$  Active  $\cup op$ 
```

```
  Cycle  $\leftarrow$  Cycle + 1
```

```
  for each  $op \in$  Active
```

```
    if ( $S(op) + \text{delay}(op) \leq$  Cycle) then
```

```
      remove  $op$  from Active
```

```
      for each successor  $s$  of  $op$  in  $P$ 
```

```
        if ( $s$  is ready) then
```

```
          Ready  $\leftarrow$  Ready  $\cup s$ 
```

Removal in priority order

op has completed execution

If successor's operands are ready, put it on Ready




Scheduling Example

1. Build the dependence graph

a:	loadAl	r0,@w	\Rightarrow r1
b:	add	r1,r1	\Rightarrow r1
c:	loadAl	r0,@x	\Rightarrow r2
d:	mult	r1,r2	\Rightarrow r1
e:	loadAl	r0,@y	\Rightarrow r2
f:	mult	r1,r2	\Rightarrow r1
g:	loadAl	r0,@z	\Rightarrow r2
h:	mult	r1,r2	\Rightarrow r1
i:	storeAl	r1	\Rightarrow r0,@w

The Code



The Dependence Graph




Scheduling Example

1. Build the dependence graph
2. Determine priorities: longest latency-weighted path

a:	loadAl	r0,@w	⇒ r1
b:	add	r1,r1	⇒ r1
c:	loadAl	r0,@x	⇒ r2
d:	mult	r1,r2	⇒ r1
e:	loadAl	r0,@y	⇒ r2
f:	mult	r1,r2	⇒ r1
g:	loadAl	r0,@z	⇒ r2
h:	mult	r1,r2	⇒ r1
i:	storeAl	r1	⇒ r0,@w

The Code



The Dependence Graph


Scheduling Example

1. Build the dependence graph
2. Determine priorities: longest latency-weighted path
3. Perform list scheduling

1) a:	loadAl	r0,@w	⇒ r1
2) c:	loadAl	r0,@x	⇒ r2
3) e:	loadAl	r0,@y	⇒ r3
4) b:	add	r1,r1	⇒ r1
5) d:	mult	r1,r2	⇒ r1
6) g:	loadAl	r0,@z	⇒ r2
7) f:	mult	r1,r3	⇒ r1
9) h:	mult	r1,r2	⇒ r1
11) i:	storeAl	r1	⇒ r0,@w

The Code

New register name
used



The Dependence
Graph



More List Scheduling

List scheduling breaks down into two distinct classes

Forward list scheduling

- Start with available operations
- Work forward in time
- Ready \Rightarrow all operands available

Backward list scheduling

- Start with no successors
- Work backward in time
- Ready \Rightarrow result \geq all uses