


Intermediate Representations

Intermediate Representations





- Front end produces an intermediate representation (IR)
- Middle end transforms the IR into an equivalent IR that runs more efficiently
- Back end transforms the IR into native code
- IR encodes the compiler's knowledge of the program
- Middle end usually consists of several passes





- Decisions in IR design affect the speed and efficiency of the compiler
- Some important IR properties
 - → Ease of generation
 - → Ease of manipulation
 - → Procedure size
 - → Freedom of expression
 - → Level of abstraction
- The importance of different properties varies between compilers
 - \rightarrow Selecting an appropriate IR for a compiler is critical



INVERSITY OF ELAWARE

Three major categories

- Graphically oriented
 - → Heavily used in source-to-source translators
 - → Tend to be large

Examples: Trees, DAGs

- Linear
 - → Pseudo-code for an abstract machine
 - → Level of abstraction varies
 - → Simple, compact data structures
 - → Easier to rearrange

Examples:
3 address code
Stack machine code


- Hybrid
 - → Combination of graphs and linear code

Example: Control-flow graph





- The level of detail exposed in an IR influences the profitability and feasibility of different optimizations.
- Two different representations of an array reference:



High level AST: Good for memory disambiguation

loadI 1 =>
$$r_1$$


sub r_j , r_1 => r_2
loadI 10 => r_3
mult r_2 , r_3 => r_4
sub r_i , r_1 => r_5
add r_4 , r_5 => r_6
loadI @A => r_7
Add r_7 , r_6 => r_8
load r_8 => r_{Aij}

Low level linear code:
Good for address calculation





- Structural IRs are usually considered high-level
- Linear IRs are usually considered low-level
- Not necessarily true:




loadArray A,i,j

High level linear code





An abstract syntax tree is the procedure's parse tree with the nodes for most non-terminal nodes removed




- Can use linearized form of the tree
 - → Easier to manipulate than pointers





A directed acyclic graph (DAG) is an AST with a unique node for each value



- Makes sharing explicit
- Encodes redundancy

Same expression twice means that the compiler might arrange to evaluate it just once!





Originally used for stack-based computers, now Java

Example:

push x
push 2
push y
multiply
subtract

Advantages

- Compact form
- Introduced names are implicit, not explicit
- Simple to generate and execute code

Useful where code is transmitted over slow communication links (the net)

Implicit names take up no space, where explicit ones do!

Three Address Code



Several different representations of three address code

In general, three address code has statements of the form:


$$x \leftarrow y \underline{op} z$$

With 1 operator (\underline{op}) and, at most, 3 names (x, y, & z)

Example:

$$z \leftarrow x - 2 * y$$

becomes



Advantages:

- Resembles many machines
- Introduces a new set of names *
- Compact form





Naïve representation of three address code

- Table of k * 4 small integers
- Simple record structure
- Easy to reorder
- Explicit names

load r1, y
loadI r2, 2
mult r3, r2, r1
load r4, x
sub r5, r4, r3

RISC assembly code

The original FORTRAN compiler used "quads"

load	1	У	
loadi	2	2	
mult	3	2	1
load	4	X	
sub	5	4	2

Quadruples





- Index used as implicit name
- 25% less space consumed than quads
- Much harder to reorder

(1)	load	У	
(2)	loadI	2	
(3)	mult	(1)	(2)
(4)	load	×	
(5)	sub	(4)	(3)

Implicit names take no space!





- List first triple in each statement
- Implicit name space
- Uses more space than triples, but easier to reorder

(100)	(100)	load	У	
(105)	(101)	loadI	2	
	(102)	mult	(100)	(101)
	(103)	load	X	
	(104)	sub	(103)	(102)

- Major tradeoff between quads and triples is compactness versus ease of manipulation
 - → In the past compile-time space was critical
 - → Today, speed may be more important





- The main idea: each name defined exactly once
- Introduce φ-functions to make it work

Original

$$x \leftarrow \dots$$

 $y \leftarrow \dots$
while $(x < k)$
 $x \leftarrow x + 1$
 $y \leftarrow y + x$

SSA-form

$$x_0 \leftarrow ...$$
 $y_0 \leftarrow ...$

if $(x_0 > k)$ goto next

loop: $x_1 \leftarrow \phi(x_0, x_2)$
 $y_1 \leftarrow \phi(y_0, y_2)$
 $x_2 \leftarrow x_1 + 1$
 $y_2 \leftarrow y_1 + x_2$

if $(x_2 < k)$ goto loop next: ...

Strengths of SSA-form

- Sharper analysis
- \$\phi\$-functions give hints about placement
- (sometimes) faster algorithms

Two Address Code



Allows statements of the form

$$x \leftarrow x \underline{op} y$$

Has 1 operator (\underline{op}) and, at most, 2 names $(\times \text{ and } y)$

Example:

$$z \leftarrow x - 2 * y$$

$$z \leftarrow x - 2 * y$$
 becomes $t_1 \leftarrow 2$
 $t_2 \leftarrow load y$
 $t_2 \leftarrow t_2 * t_1$

Can be very compact

$$z \leftarrow load x$$
 $z \leftarrow z - t_2$

Problems

- Machines no longer rely on destructive operations
- Difficult name space
 - → Destructive operations make reuse hard
 - → Good model for machines with destructive ops (PDP-11)






Models the transfer of control in the procedure


- Nodes in the graph are basic blocks
 - Can be represented with quads or any other linear representation
- Edges in the graph represent control flow

Example



Using Multiple Representations





- Repeatedly lower the level of the intermediate representation
 - Each intermediate representation is suited towards certain optimizations
- Example: the Open64 compiler
 - → WHIRL intermediate format
 - Consists of 5 different IRs that are progressively more detailed

Memory Models



Two major models

- Register-to-register model
 - → Keep all values that can legally be stored in a register in registers
 - → Ignore machine limitations on number of registers
 - → Compiler back-end must insert loads and stores
- Memory-to-memory model
 - → Keep all values in memory
 - → Only promote values to registers directly before they are used
 - → Compiler back-end can remove loads and stores
- Compilers for RISC machines usually use register-to-register
 - → Reflects programming model
 - → Easier to determine when registers are used



DIVERSITYON ELAWARE

Representing the code is only part of an IR

There are other necessary components

- Symbol table
- Constant table
 - → Representation, type
 - → Storage class, offset
- Storage map
 - → Overall storage layout
 - → Overlap information
 - → Virtual register assignments