

Instruction Selection and Scheduling and Phase IV



Structure of a Compiler



A compiler is a lot of fast stuff followed by some hard problems

- \rightarrow The hard stuff is mostly in optimization and code generation
- \rightarrow For superscalars, its allocation & scheduling that count

ELAWARE 1743

For the rest of CISC672, we assume the following model



- Selection is fairly simple (problem of the 1980s)
- Allocation & scheduling are complex
- Operation placement is not yet critical (unified register set)

What about the IR ?

- Low-level, RISC-like IR called ILOC
- Has "enough" registers
- ILOC was designed for this stuff

Branches, compares, & labels Memory tags Hierarchy of loads & stores Provision for multiple ops/cycle

Definitions

Instruction selection

- Mapping <u>IR</u> into assembly code
- Assumes a fixed storage mapping & code shape
- Combining operations, using address modes

Instruction scheduling

- Reordering operations to hide latencies
- Assumes a fixed program (set of operations)
- Changes demand for registers

Register allocation

- Deciding which values will reside in registers
- Changes the storage mapping, may add false sharing
- Concerns about placement of data & memory operations

These 3 problems are tightly coupled.



ELAWARE 1743

How hard are these problems?

Instruction selection

- Can make locally optimal choices, with automated tool
- Global optimality is (undoubtedly) NP-Complete

Instruction scheduling

- Single basic block ⇒ heuristics work well
- General problem, with control flow \Rightarrow NP-Complete

Register allocation

- Single basic block, no spilling, & 1 register size \Rightarrow linear time
- Whole procedure is NP-Complete



Conventional wisdom says that we lose little by solving these problems independently

Instruction selection

- Use some form of pattern matching
- Assume enough registers or target "important" values

Instruction scheduling

- Within a block, list scheduling is "close" to optimal
- Across blocks, build framework to apply list scheduling

Register allocation

- Start from virtual registers & map "enough" into k
- With targeting, focus on good priority heuristic

This slide is full of "fuzzy" terms

> Optimal for > 85% of blocks

The Problem



Writing a compiler is a lot of work

- Would like to reuse components whenever possible
- Would like to automate construction of components



- Front end construction is largely automated
- Middle is largely hand crafted
- (Parts of) back end can be automated

Definitions

Instruction selection

- Mapping <u>IR</u> into assembly code
- Assumes a fixed storage mapping & code shape
- Combining operations, using address modes

Instruction scheduling

- Reordering operations to hide latencies
- Assumes a fixed program (set of operations)
- Changes demand for registers

Register allocation

- Deciding which values will reside in registers
- Changes the storage mapping, may add false sharing
- Concerns about placement of data & memory operations



The Problem



Modern computers (still) have many ways to do anything

Consider register-to-register copy in ILOC

- Obvious operation is i2i $r_i \Rightarrow r_j$
- Many others exist

| addI $r_i, 0 \Rightarrow r_j$ | subI $r_i, 0 \Rightarrow r_j$ | lshiftI $r_i, 0 \Rightarrow r_j$ |
|--------------------------------|-------------------------------|----------------------------------|
| multI $r_i, 1 \Rightarrow r_j$ | divI $r_i, 1 \Rightarrow r_j$ | rshiftI $r_i, 0 \Rightarrow r_j$ |
| orI $r_i, 0 \Rightarrow r_j$ | xorI $r_i, 0 \Rightarrow r_j$ | and others |

- Human would ignore all of these
- Algorithm must look at all of them & find low-cost encoding
 Take context into account (busy functional unit?)



The Goal

Want to automate generation of instruction selectors



Need pattern matching techniques

- Must produce good code
- Must run quickly

A treewalk code generator runs quickly How good was the code?





Need pattern matching techniques

- Must produce good code
- Must run quickly

A treewalk code generator runs quickly How good was the code?



WIVERSITY or ELAWARE

Need pattern matching techniques

- Must produce good code
- Must run quickly

A treewalk code generator runs quickly How good was the code?





Need pattern matching techniques

- Must produce good code
- Must run quickly

A treewalk code generator runs quickly How good was the code?





Need pattern matching techniques

- Must produce good code
- Must run quickly

A treewalk code generator runs quickly How good was the code?





Need pattern matching techniques

- Must produce good code
- Must run quickly

(some metric for good)

A treewalk code generator can meet the second criteria How did it do on the first ?





How do we perform this kind of matching?



Tree-oriented IR suggests pattern matching on trees

- Tree-patterns as input, matcher as output
- Each pattern maps to a target-machine instruction sequence
- Use dynamic programming or bottom-up rewrite systems

Linear IR suggests using some sort of string matching

- Strings as input, matcher as output
- Each string maps to a target-machine instruction sequence
- Use text matching or peephole matching

In practice, both work well; matchers are quite different



You are given a working coolc binary that works, so use it!

- Compile some simple coolc programs and look at assembly output. Reverse Engineering is the key!
- Main goal of project is to generate code for expressions.

Example: $X \leftarrow E_1 + E_2$

- Compute E_1 (e.g., result in \$a0)
- Store result on stack (e.g., store \$a0)
- Compute E_2
- Load E₁ (into a temporary)
- Perform Add
- Store result on stack

Need to figure out how many temporaries you need.

Naïve approach: Use a temporary for every lefthand side of an operator.





Instruction Scheduling

What Makes Code Run Fast?

- Many operations have non-zero latencies
- Modern machines can issue several operations per cycle
- Execution time is *order-dependent*

Assumed latencies (conservative)

| Operation | <u>Cycles</u> |
|------------------|---------------|
| load | 3 |
| store | 3 |
| loadl | 1 |
| add | 1 |
| mult | 2 |
| fadd | 1 |
| fmult | 2 |
| shift | 1 |
| branch | 0 to 8 |

- Loads & stores may or may not block
 Non-blocking ⇒fill those issue slots
- Instructions can have different latencies and use different resources
- Branches typically have delay slots
 Fill slots with unrelated operations
 Percolates branch upward

• Scheduler should hide the latencies



Example



w ← w * 2 * x * y * z

| <u>Cycl</u> | les S | <u>Simple so</u> | <u>chedule</u> | Cyc | les S | Schedule lo | oads early |
|---|------------|------------------|----------------|-----|-----------|-------------|------------|
| 1 | loadAl | r0,@w | ⇒r1 | 1 | loadAl | r0,@w | ⇒r1 |
| 4 | add | r1,r1 | ⇒r1 | 2 | loadAl | r0,@x | ⇒r2 |
| 5 | loadAl | r0,@x | ⇒r2 | 3 | loadAl | r0,@y | ⇒r3 |
| 8 | mult | r1,r2 | ⇒r1 | 4 | add | r1,r1 | ⇒r1 |
| 9 | loadAl | r0,@y | ⇒r2 | 5 | mult | r1,r2 | ⇒r1 |
| 12 | mult | r1,r2 | ⇒r1 | 6 | loadAl | r0,@z | ⇒r2 |
| 13 | loadAl | r0,@z | ⇒r2 | 7 | mult | r1,r3 | ⇒r1 |
| 16 | mult | r1,r2 | ⇒r1 | 9 | mult | r1,r2 | ⇒r1 |
| 18 | storeAl | r1 | ⇒ r0,@w | 11 | storeAl | r1 | ⇒ r0,@w |
| 21 | r1 is free | | | 14 | r1 is fre | е | |
| 2 registers, 20 cycles 3 registers, 13 cycles | | | ycles | | | | |

Reordering operations for speed is called instruction scheduling

(Engineer's View)



The Problem

Given a code fragment for some target machine and the latencies for each individual operation, reorder the operations to minimize execution time

The Concept



The task

- Produce correct code
- Minimize wasted cycles
- Avoid spilling registers
- Operate efficiently

ELAWARE 17 4 3 %

Instruction Scheduling (The Abstract View)

To capture properties of the code, build a dependence graph G

- Nodes $n \in G$ are instructions
- An edge $e = (n_1, n_2) \in G$ if a "data hazard" between them
 - \rightarrow n₂ uses the result of n₁ (raw)
 - \rightarrow n₂ writes to same location as n₁ (waw)
 - \rightarrow n₂ writes to a location used by n₁ (war)

| a: | loadAl | r0,@w | ⇒r1 |
|----|---------|-------|---------|
| b: | add | r1,r1 | ⇒r1 |
| C: | loadAl | r0,@x | ⇒r2 |
| d: | mult | r1,r2 | ⇒r1 |
| e: | loadAl | r0,@y | ⇒r2 |
| f: | mult | r1,r2 | ⇒r1 |
| g: | loadAl | r0,@z | ⇒r2 |
| h: | mult | r1,r2 | ⇒r1 |
| i: | storeAl | r1 | ⇒ r0,@w |
| | | | |

The Code





Critical Points

- All operands must be available
- Multiple operations can be <u>ready</u>
- Moving operations can lengthen register lifetimes
- Placing uses near definitions can shorten register lifetimes
- Operands can have multiple predecessors

Together, these issues make scheduling <u>hard</u> (NP-Complete)

Local scheduling is the simple case

- Restricted to straight-line code
- Consistent and predictable latencies

The big picture

- 1. Build a dependence graph, P
- 2. Compute a *priority function* over the nodes in P
- 3. Use list scheduling to construct a schedule, one cycle at a time
 - a. Use a queue of operations that are ready
 - b. At each cycle
 - I. Choose a ready operation and schedule itII. Update the ready queue

Local list scheduling

- The dominant algorithm for twenty years
- A greedy, heuristic, local technique







Scheduling Example

1. Build the dependence graph

| a: | loadAl | r0,@w | ⇒ r1 |
|----|---------|-------|---------|
| b: | add | r1,r1 | ⇒ r1 |
| C: | loadAl | r0,@x | ⇒ r2 |
| d: | mult | r1,r2 | ⇒ r1 |
| e: | loadAl | r0,@z | ⇒ r2 |
| f: | mult | r1,r2 | ⇒ r1 |
| g: | storeAl | r1 | ⇒ r0,@w |



The Code





Scheduling Example

- 1. Build the dependence graph
- 2. Determine priorities: longest latency-weighted path

| a: | loadAl | r0,@w | ⇒ r1 |
|----|---------|-------|---------|
| b: | add | r1,r1 | ⇒ r1 |
| C: | loadAl | r0,@x | ⇒ r2 |
| d: | mult | r1,r2 | ⇒ r1 |
| e: | loadAl | r0,@z | ⇒ r2 |
| f: | mult | r1,r2 | ⇒ r1 |
| g: | storeAl | r1 | ⇒ r0,@w |



The Code





Scheduling Example

- 1. Build the dependence graph
- 2. Determine priorities: longest latency-weighted path
- 3. Perform list scheduling

| a: | loadAl | r0,@w | ⇒ r1 |
|----|---------|-------|---------|
| C: | loadAl | r0,@x | ⇒ r2 |
| b: | add | r1,r1 | ⇒ r1 |
| d: | mult | r1,r2 | ⇒ r1 |
| e: | loadAl | r0,@z | ⇒ r2 |
| f: | mult | r1,r2 | ⇒ r1 |
| g: | storeAl | r1 | ⇒ r0,@w |

The Code



The Dependence Graph



Phase IV



- 1. Compute the inheritance graph
- 2. Assign tags to all classes in depth-first order
- 3. Determine the layout of attributes, temporaries, and dispatch tables for each class
- 4. Generate code for global data: constants, dispatch tables
- 5. Generate code for each feature

Revised Phase IV



- 1. Compute the inheritance graph-
- 2. Assign tags to all classes in depth-first order-
- 3. Determine the layout of attributes, temporaries, and dispatch tables for each class
- 4. Generate code for global data: constants, dispatch tables.
- 5. Generate code for each feature

Also forget about Garbage Collection.

Code will be given to you! Do a checkout again Friday afternoon.

Revised Phase IV



- 1. Compute the inheritance graph-
- 2. Assign tags to all classes in depth-first order-
- 3. Determine the layout of attributes, temporaries, and dispatch tables for each class
- 4. Generate code for global data: constants, dispatch tables.
- 5. Generate code for each feature

Also forget about Garbage Collection.

Code will be given to you! Do a checkout again Friday afternoon.

Phase IV Notes



- 1. Need to create space on stack for all local variables; this is the simplest register allocation scheme
- 2. A bunch of free temporary registers are available (see SPIM manual)
- Need to write code for cgen for all tree nodes. E.g., dispatch tables (if function call is in expression) is given to you.
- 4. Again, look at MIPS code generated. Try to emulate what is generated!

REVERSE ENGINEERING IS THE KEY!