




Instruction Selection and Scheduling

The Problem

Writing a compiler is a lot of work

- Would like to reuse components whenever possible
- Would like to automate construction of components



Today's lecture:
Automating
Instruction
Selection and
Scheduling

- Front end construction is largely automated
- Middle is largely hand crafted
- (Parts of) back end can be automated



Definitions

Instruction selection

- Mapping IR into assembly code
- Assumes a fixed storage mapping & code shape
- Combining operations, using address modes

Instruction scheduling

- Reordering operations to hide latencies
- Assumes a fixed program (*set of operations*)
- Changes demand for registers

Register allocation

- Deciding which values will reside in registers
- Changes the storage mapping, may add false sharing
- Concerns about placement of data & memory operations



The Problem

Modern computers (still) have many ways to do anything

Consider register-to-register copy in Iloc

- Obvious operation is `i2i ri ⇒ rj`
- Many others exist

<code>addI r_i, 0 ⇒ r_j</code>	<code>subI r_i, 0 ⇒ r_j</code>	<code>lshiftI r_i, 0 ⇒ r_j</code>
<code>multI r_i, 1 ⇒ r_j</code>	<code>divI r_i, 1 ⇒ r_j</code>	<code>rshiftI r_i, 0 ⇒ r_j</code>
<code>orI r_i, 0 ⇒ r_j</code>	<code>xorI r_i, 0 ⇒ r_j</code>	... and others ...




The Problem

Modern computers (still) have many ways to do anything

- Human would ignore all of these
- Algorithm must look at all of them & find low-cost encoding
 - Take context into account *(busy functional unit?)*

The Goal

Want to automate generation of instruction selectors



Machine description can help with scheduling & allocation




The Big Picture

Need pattern matching techniques

- Must produce good code (*some metric for good*)
- Must run quickly

A treewalk code generator runs quickly

How good was the code?



Treewalk Code

```
loadI    4    => r5
loadAO   r_arp,r5 => r6
loadI    8    => r7
loadAO   r_arp,r7 => r8
mult     r6,r8 => r9
```

Desired Code

```
loadAI   r_arp,4 => r5
loadAI   r_arp,8 => r6
mult     r5,r6 => r7
```



The Big Picture


Need pattern matching techniques

- Must produce good code
- Must run quickly

(some metric for good)

A treewalk code generator runs quickly

How good was the code?





Tree-oriented IR

Suggests pattern matching on trees

- Tree-patterns as input, matcher as output
- Each pattern maps to a target-machine instruction sequence
- Use bottom-up rewrite systems



Linear IR

Suggests using some sort of string matching

- Strings as input, matcher as output
- Each string maps to a target-machine instruction sequence
- Use text matching or peephole matching



Peephole Matching

- Basic idea
- Compiler can discover local improvements locally
 - Look at a small set of adjacent operations
 - Move a "peephole" over code & search for improvement
- Classic example: store followed by load

Original code

storeAI $r_1 \Rightarrow r_{arp}, 8$
loadAI $r_{arp}, 8 \Rightarrow r_{15}$

Improved code

storeAI $r_1 \Rightarrow r_{arp}, 8$
i2i $r_1 \Rightarrow r_{15}$



Peephole Matching

- Basic idea
- Compiler can discover local improvements locally
 - Look at a small set of adjacent operations
 - Move a "peephole" over code & search for improvement
- Classic example: store followed by load
- Simple algebraic identities

Original code

addI $r_2, 0 \Rightarrow r_7$
mult $r_4, r_7 \Rightarrow r_{10}$

Improved code

mult $r_4, r_2 \Rightarrow r_{10}$



Peephole Matching

- Basic idea
- Compiler can discover local improvements locally
 - Look at a small set of adjacent operations
 - Move a "peephole" over code & search for improvement
- Classic example: store followed by load
- Simple algebraic identities
- Jump to a jump

Original code

L_{10} : jumpI $\rightarrow L_{10}$
jumpI $\rightarrow L_{11}$

Improved code

L_{10} : jumpI $\rightarrow L_{11}$



Peephole Matching

Implementing it

- Early systems used limited set of hand-coded patterns
- Window size ensured quick processing

Modern peephole instruction selectors

- Break problem into three tasks





Peephole Matching

Expander

- Turns IR code into a low-level IR (LLIR)
- Operation-by-operation, template-driven rewriting
- Significant, albeit constant, expansion of size





Peephole Matching

Simplifier

- Looks at LLIR through window and rewrites it
- Uses forward substitution, algebraic simplification, local constant propagation, and dead-effect elimination
- Performs local optimization within window



- This is the heart of the peephole system
 - Benefit of peephole optimization shows up in this step



Peephole Matching

Matcher

- Compares simplified LLIR against a library of patterns
- Picks low-cost pattern that captures effects
- Generates the assembly code output



Example




Original IR Code

OP	Arg ₁	Arg ₂	Result
mult	2	y	t ₁
sub	x	t ₁	w

t₁ = r₁₄
w = r₂₀

Expand



LLIR Code

```
r10 ← 2
r11 ← @y
r12 ← rarp + r11
r13 ← MEM(r12)
r14 ← r10 × r13
r15 ← @x
r16 ← rarp + r15
r17 ← MEM(r16)
r18 ← r17 - r14
r19 ← @w
r20 ← rarp + r19
MEM(r20) ← r18
```

Example




Original IR Code

OP	Arg ₁	Arg ₂	Result
mult	2	y	t ₁
sub	x	t ₁	w

t₁ = r₁₄
w = r₂₀

Expand



LLIR Code

```
r10 ← 2
r11 ← @y
r12 ← rarp + r11
r13 ← MEM(r12)
r14 ← r10 × r13
r15 ← @x
r16 ← rarp + r15
r17 ← MEM(r16)
r18 ← r17 - r14
r19 ← @w
r20 ← rarp + r19
MEM(r20) ← r18
```


Example

Original IR Code

OP	Arg ₁	Arg ₂	Result
mult	2	y	t ₁
sub	x	t ₁	w

t₁ = r₁₄
w = r₂₀

Expand



LLIR Code

r₁₀ ← 2
r₁₁ ← @y
r₁₂ ← r_{arp} + r₁₁
r₁₃ ← MEM(r₁₂)
r₁₄ ← r₁₀ × r₁₃

r₁₅ ← @x
r₁₆ ← r_{arp} + r₁₅
r₁₇ ← MEM(r₁₆)

r₁₈ ← r₁₇ - r₁₄

r₁₉ ← @w

r₂₀ ← r_{arp} + r₁₉

MEM(r₂₀) ← r₁₈


Example



LLIR Code

```
r10 ← 2
r11 ← @y
r12 ← rarp + r11
r13 ← MEM(r12)
r14 ← r10 × r13
r15 ← @x
r16 ← rarp + r15
r17 ← MEM(r16)
r18 ← r17 - r14
r19 ← @w
r20 ← rarp + r19
MEM(r20) ← r18
```

Simplify



LLIR Code

```
r13 ← MEM(rarp + @y)
r14 ← 2 × r13
r17 ← MEM(rarp + @x)
r18 ← r17 - r14
MEM(rarp + @w) ← r18
```




Example

LLIR Code

```
r13 ← MEM(rarp + @y)
r14 ← 2 × r13
r17 ← MEM(rarp + @x)
r18 ← r17 - r14
```

```
MEM(rarp + @w) ← r18
```

Match



Iloc (Assembly) Code

```
loadAI rarp, @y ⇒ r13
multi 2 × r13 ⇒ r14
loadAI rarp, @x ⇒ r17
sub r17 - r14 ⇒ r18
storeAI r18 ⇒ rarp, @w
```

- Introduced all memory operations & temporary names
- Turned out pretty good code



Making It All Work

Details

- LLIR is largely machine independent
- Target machine described as LLIR → ASM pattern
- Actual pattern matching
 - Use a hand-coded pattern matcher (gcc)
- Several important compilers use this technology
- It seems to produce good portable instruction selectors

Key strength appears to be late low-level optimization



Definitions

Instruction selection

- Mapping IR into assembly code
- Assumes a fixed storage mapping & code shape
- Combining operations, using address modes

Instruction scheduling

- Reordering operations to hide latencies
- Assumes a fixed program (*set of operations*)
- Changes demand for registers

Register allocation

- Deciding which values will reside in registers
- Changes the storage mapping, may add false sharing
- Concerns about placement of data & memory operations



What Makes Code Run Fast?

- Operations have non-zero latencies
- Modern machines can issue several operations per cycle
- Execution time is *order-dependent*



What Makes Code Run Fast?

Assumed latencies *(conservative)*

<u>Operation</u>	<u>Cycles</u>
load	3
store	3
loadl	1
add	1
mult	2
fadd	1
fmult	2
shift	1
branch	0 to 8

- Loads & stores may or may not block
 - Non-blocking \Rightarrow fill those issue slots
- Branch costs vary with path taken
- Scheduler should hide the latencies



Example: $w \leftarrow w * 2 * x * y * z$

	<u>Cycles</u>	<u>Simple schedule</u>		
Load causes add to stall	1	loadAl	r0,@w	\Rightarrow r1
	4	add	r1,r1	\Rightarrow r1
	5	loadAl	r0,@x	\Rightarrow r2
	8	mult	r1,r2	\Rightarrow r1
	9	loadAl	r0,@y	\Rightarrow r2
	12	mult	r1,r2	\Rightarrow r1
	13	loadAl	r0,@z	\Rightarrow r2
	16	mult	r1,r2	\Rightarrow r1
	18	storeAl	r1	\Rightarrow r0,@w
	21	r1 is free		

2 registers, 20 cycles



Example: $w \leftarrow w * 2 * x * y * z$

Cycles Simple schedule

1 loadAl r0,@w \Rightarrow r1

4 add r1,r1 \Rightarrow r1

5 loadAl r0,@x \Rightarrow r2

8 mult r1,r2 \Rightarrow r1

9 loadAl r0,@y \Rightarrow r2

12 mult r1,r2 \Rightarrow r1

13 loadAl r0,@z \Rightarrow r2

16 mult r1,r2 \Rightarrow r1

18 storeAl r1 \Rightarrow r0,@w

21 r1 is free

Load causes mult to stall

2 registers, 20 cycles



Example: $w \leftarrow w * 2 * x * y * z$

Cycles Simple schedule

1 loadAl r0,@w \Rightarrow r1

4 add r1,r1 \Rightarrow r1

5 loadAl r0,@x \Rightarrow r2

8 mult r1,r2 \Rightarrow r1

9 loadAl r0,@y \Rightarrow r2

12 mult r1,r2 \Rightarrow r1

13 loadAl r0,@z \Rightarrow r2

16 mult r1,r2 \Rightarrow r1

18 storeAl r1 \Rightarrow r0,@w

21 r1 is free

Load causes mult to stall

2 registers, 20 cycles



Example: $w \leftarrow w * 2 * x * y * z$

Cycles Simple schedule

1 loadAl r0,@w \Rightarrow r1

4 add r1,r1 \Rightarrow r1

5 loadAl r0,@x \Rightarrow r2

8 mult r1,r2 \Rightarrow r1

9 loadAl r0,@y \Rightarrow r2

12 mult r1,r2 \Rightarrow r1

13 loadAl r0,@z \Rightarrow r2

16 mult r1,r2 \Rightarrow r1

18 storeAl r1 \Rightarrow r0,@w

21 r1 is free

Load causes mult to stall

2 registers, 20 cycles



Example: $w \leftarrow w * 2 * x * y * z$

Schedule loads early

<u>Cycles</u>	<u>Schedule loads early</u>		
1	loadAl	r0,@w	⇒ r1
2	loadAl	r0,@x	⇒ r2
3	loadAl	r0,@y	⇒ r3
4	add	r1,r1	⇒ r1
5	mult	r1,r2	⇒ r1
6	loadAl	r0,@z	⇒ r2
7	mult	r1,r3	⇒ r1
9	mult	r1,r2	⇒ r1
11	storeAl	r1	⇒ r0,@w
14	r1 is free		

3 registers, 13 cycles

Reordering operations to improve some metric is called
instruction scheduling



Example: $w \leftarrow w * 2 * x * y * z$

	<u>Cycles</u>	<u>Schedule loads early</u>		
Load takes 3 cycles Add can execute, does not stall	1	loadAl	r0,@w	⇒ r1
	2	loadAl	r0,@x	⇒ r2
	3	loadAl	r0,@y	⇒ r3
	4	add	r1,r1	⇒ r1
	5	mult	r1,r2	⇒ r1
	6	loadAl	r0,@z	⇒ r2
	7	mult	r1,r3	⇒ r1
	9	mult	r1,r2	⇒ r1
	11	storeAl	r1	⇒ r0,@w
	14	r1 is free		

3 registers, 13 cycles

Reordering operations to improve some metric is called
instruction scheduling




Instruction Scheduling (Engineer's View)

The Problem

Given a code fragment and the latencies for each operation, reorder the operations to minimize execution time

The Concept



The task

- Produce correct code
- Minimize wasted cycles
- Avoid spilling registers
- Operate efficiently




Instruction Scheduling (The Abstract View)

To capture properties of the code, build a dependence graph G

- Nodes $n \in G$ are operations
- An edge $e = (n_1, n_2) \in G$ if n_2 uses the result of n_1

a:	loadAl	r0,@w	\Rightarrow r1
b:	add	r1,r1	\Rightarrow r1
c:	loadAl	r0,@x	\Rightarrow r2
d:	mult	r1,r2	\Rightarrow r1
e:	loadAl	r0,@y	\Rightarrow r2
f:	mult	r1,r2	\Rightarrow r1
g:	loadAl	r0,@z	\Rightarrow r2
h:	mult	r1,r2	\Rightarrow r1
i:	storeAl	r1	\Rightarrow r0,@w

The Code



The Dependence Graph



Instruction Scheduling (What's so difficult?)

- All operands must be available
- Multiple operations can be ready
- Moving operations can lengthen register lifetimes
 - Increases register pressure
- Operands can have multiple predecessors

Together, these issues make scheduling hard
(NP-complete)



Instruction Scheduling (Local list scheduling)

1. Build a dependence graph, P
2. Compute a priority function over the nodes in P
3. Use list scheduling to construct a schedule, one cycle at a time
 - a. Use a queue of operations that are ready
 - b. At each cycle
 - I. Choose a ready operation and schedule it
 - II. Update the ready queue

Local List Scheduling



Cycle $\leftarrow 1$
Active $\leftarrow \emptyset$
Ready \leftarrow roots of P

**Initialize and set roots
as ready to schedule.**

while (Ready \cup Active $\neq \emptyset$)

if (Ready $\neq \emptyset$) then

remove an op from Ready

$S(op) \leftarrow$ Cycle

Active \leftarrow Active $\cup op$

Cycle \leftarrow Cycle + 1

for each $op \in$ Active

if ($S(op) + \text{delay}(op) \leq$ Cycle) then

remove op from Active

for each successor s of op in P

if (s is ready) then

Ready \leftarrow Ready $\cup s$

Local List Scheduling



Cycle $\leftarrow 1$

Active $\leftarrow \emptyset$

Ready \leftarrow roots of P

while (Ready \cup Active $\neq \emptyset$)
 if (Ready $\neq \emptyset$) then
 remove an op from Ready
 $S(op) \leftarrow$ Cycle
 Active \leftarrow Active \cup op

Loop while ready queue is not empty. Remove an op from ready queue to schedule (move to active)

Cycle \leftarrow Cycle + 1

for each $op \in$ Active

if ($S(op) + \text{delay}(op) \leq$ Cycle) then
 remove op from Active

for each successor s of op in P

if (s is ready) then

Ready \leftarrow Ready \cup s

Local List Scheduling



Cycle $\leftarrow 1$

Active $\leftarrow \emptyset$

Ready \leftarrow roots of P

while (Ready \cup Active $\neq \emptyset$)

if (Ready $\neq \emptyset$) then

remove an op from Ready

$S(op) \leftarrow$ Cycle

Active \leftarrow Active $\cup op$

Cycle \leftarrow Cycle + 1

Simulating architecture;
increment cycle count

for each $op \in$ Active

if ($S(op) + \text{delay}(op) \leq$ Cycle) then

remove op from Active

for each successor s of op in P

if (s is ready) then

Ready \leftarrow Ready $\cup s$

Local List Scheduling



Cycle \leftarrow 1

Active $\leftarrow \emptyset$

Ready \leftarrow roots of P

while (Ready \cup Active $\neq \emptyset$)

if (Ready $\neq \emptyset$) then

remove an op from Ready

$S(op) \leftarrow$ Cycle

Active \leftarrow Active $\cup op$

Cycle \leftarrow Cycle + 1

for each $op \in$ Active

if ($S(op) + \text{delay}(op) \leq$ Cycle) then

remove op from Active

for each successor s of op in P

if (s is ready) then

Ready \leftarrow Ready $\cup s$

Check if operations in Active queue should be removed based on cycle count.

Local List Scheduling



Cycle $\leftarrow 1$

Active $\leftarrow \emptyset$

Ready \leftarrow roots of P

while (Ready \cup Active $\neq \emptyset$)

if (Ready $\neq \emptyset$) then

remove an op from Ready

$S(op) \leftarrow$ Cycle

Active \leftarrow Active $\cup op$

Cycle \leftarrow Cycle + 1

for each $op \in$ Active

if ($S(op) + \text{delay}(op) \leq$ Cycle) then


remove op from Active

for each successor s of op in P

if (s is ready) then

Ready \leftarrow Ready $\cup s$

If successor's operands are ready, put it on Ready queue






Scheduling Example

1. Build the dependence graph

a:	loadAl	r0,@w	\Rightarrow r1
b:	add	r1,r1	\Rightarrow r1
c:	loadAl	r0,@x	\Rightarrow r2
d:	mult	r1,r2	\Rightarrow r1
e:	loadAl	r0,@y	\Rightarrow r2
f:	mult	r1,r2	\Rightarrow r1
g:	loadAl	r0,@z	\Rightarrow r2
h:	mult	r1,r2	\Rightarrow r1
i:	storeAl	r1	\Rightarrow r0,@w

The Code



The Dependence Graph




Scheduling Example

1. Build the dependence graph
2. Determine priorities: longest latency-weighted path

a:	loadAl	r0,@w	⇒ r1
b:	add	r1,r1	⇒ r1
c:	loadAl	r0,@x	⇒ r2
d:	mult	r1,r2	⇒ r1
e:	loadAl	r0,@y	⇒ r2
f:	mult	r1,r2	⇒ r1
g:	loadAl	r0,@z	⇒ r2
h:	mult	r1,r2	⇒ r1
i:	storeAl	r1	⇒ r0,@w

The Code



The Dependence Graph


Scheduling Example

1. Build the dependence graph
2. Determine priorities: longest latency-weighted path
3. Perform list scheduling

1) a:	loadAl	r0,@w	⇒ r1
2) c:	loadAl	r0,@x	⇒ r2
3) e:	loadAl	r0,@y	⇒ r3
4) b:	add	r1,r1	⇒ r1
5) d:	mult	r1,r2	⇒ r1
6) g:	loadAl	r0,@z	⇒ r2
7) f:	mult	r1,r3	⇒ r1
9) h:	mult	r1,r2	⇒ r1
11) i:	storeAl	r1	⇒ r0,@w

The Code

New register name used



The Dependence Graph



More List Scheduling

List scheduling breaks down into two distinct classes

Forward list scheduling

- Start with available operations
- Work forward in time
- Ready \Rightarrow all operands available

Backward list scheduling

- Start with no successors
- Work backward in time
- Ready \Rightarrow result \geq all uses