

Introduction to Optimization, Instruction Selection and Scheduling, and Register Allocation

Traditional Three-pass Compiler



Code Improvement (or <u>Optimization</u>)

- Analyzes IR and rewrites (or <u>transforms</u>) IR
- Primary goal is to reduce running time of the compiled code
 May also improve space, power consumption, ...
- Must preserve "meaning" of the code
 - \rightarrow Measured by values of named variables
 - \rightarrow A course (or two) unto itself

The Optimizer (or Middle End)





Modern optimizers are structured as a series of passes

Delaware 1743 *

Typical Transformations

- Discover & propagate some constant value
- Move a computation to a less frequently executed place
- Specialize some computation based on context
- Discover a redundant computation & remove it
- Remove useless or unreachable code
- Encode an idiom in some particularly efficient form



- The compiler can implement a procedure in many ways
- The optimizer tries to find an implementation that is "better"
 - \rightarrow Speed, code size, data space, ...
- To accomplish this, it
- Analyze code to derive knowledge about run-time behavior
 General term is "static analysis"
- Uses that knowledge in an attempt to improve the code

 — Literally hundreds of transformations have been proposed
 - \rightarrow Large amount of overlap between them
- Nothing "optimal" about optimization

Redundancy Elimination as an Example



An expression x+y is redundant iff

 along every path from the procedure's entry, it has been evaluated and its constituent subexpressions (x & y) have <u>not</u> been re-defined.



Traditional Three-pass Compiler





- Instruction Selection
- Register Allocation
- Instruction Scheduling

Instruction Selection: The Problem

Writing a compiler is a lot of work

- Would like to reuse components whenever possible
- Would like to automate construction of components





Definitions

Instruction selection

- Mapping <u>IR</u> into assembly code
- Assumes a fixed storage mapping & code shape
- Combining operations, using address modes

Instruction scheduling

- Reordering operations to hide latencies
- Assumes a fixed program (set of operations)
- Changes demand for registers

Register allocation

- Deciding which values will reside in registers
- Changes the storage mapping, may add false sharing
- Concerns about placement of data & memory operations



The Problem



Modern computers (still) have many ways to do anything

Consider register-to-register copy in ILOC

- Obvious operation is i2i $r_i \Rightarrow r_j$
- Many others exist

addI $r_i, 0 \Rightarrow r_j$	subI $r_i, 0 \Rightarrow r_j$	lshiftI $r_i, 0 \Rightarrow r_j$
multI $r_i, 1 \Rightarrow r_j$	divI r_i ,1 \Rightarrow r_j	rshiftI $r_i, 0 \Rightarrow r_j$
orI $r_i, 0 \Rightarrow r_j$	xorI r_i ,0 \Rightarrow r_j	and others

- Human would ignore all of these
- Algorithm must look at all of them & find low-cost encoding \rightarrow Take context into account

The Goal



Want to automate generation of instruction selectors



Machine description can also help with scheduling & allocation

Need pattern matching techniques

- Must produce good code
- Must run quickly

A treewalk code generator runs quickly How good was the code? (some metric for good)

Tree Treewalk Code Desired Code X loadI 4 \Rightarrow r₅ $\text{loadAO} \hspace{0.2cm} \textbf{r}_{arp}, \hspace{-0.2cm} \textbf{r}_{5} \hspace{-0.2cm} \Rightarrow \hspace{-0.2cm} \textbf{r}_{6}$ $\text{loadAI} \quad r_{\text{arp}}, 4 \Rightarrow r_5$ loadAI r_{arp} , 8 \Rightarrow r_{6} loadI $8 \Rightarrow r_7$ $\text{loadAO} \hspace{0.1in} r_{\text{arp}}, r_7 \Rightarrow r_8$ mult $r_5, r_6 \Rightarrow r_7$ IDENT IDENT mult $r_6, r_8 \Rightarrow r_9$ <a, ARP, 4> <b, ARP, 8>



Need pattern matching techniques

- Must produce good code
- Must run quickly

A treewalk code generator runs quickly How good was the code?







Need pattern matching techniques

- Must produce good code
- Must run quickly

A treewalk code generator runs quickly How good was the code?

(some metric for good)







Need pattern matching techniques

- Must produce good code
- Must run quickly

A treewalk code generator runs quickly How good was the code? (some metric for good)



Need pattern matching techniques

- Must produce good code
- Must run quickly

A treewalk code generator runs quickly How good was the code? (some metric for good)

Tree



Treewalk Code

Desired Code

loadI	4	\Rightarrow r ₅
loadAI	r ₅ ,@@	$\beta \Rightarrow r_6$
loadAI	r ₅ ,@ł	$d \Rightarrow r_7$
mult	r_6, r_7	$\Rightarrow r_8$



Need pattern matching techniques

- Must produce good code
- Must run quickly

(some metric for good)

A treewalk code generator can meet the second criteria How did it do on the first ?





How do we perform this kind of matching?



Tree-oriented IR suggests pattern matching on trees

- Tree-patterns as input, matcher as output
- Each pattern maps to a target-machine instruction sequence
- Use dynamic programming or bottom-up rewrite systems

Linear IR suggests using some sort of string matching

- Strings as input, matcher as output
- Each string maps to a target-machine instruction sequence
- Use text matching or peephole matching

In practice, both work well; matchers are quite different

Definitions

Instruction selection

- Mapping <u>IR</u> into assembly code
- Assumes a fixed storage mapping & code shape
- Combining operations, using address modes

Instruction scheduling

- Reordering operations to hide latencies
- Assumes a fixed program (set of operations)
- Changes demand for registers

Register allocation

- Deciding which values will reside in registers
- Changes the storage mapping, may add false sharing
- Concerns about placement of data & memory operations



What Makes Code Run Fast?

- Many operations have non-zero latencies
- Modern machines can issue several operations per cycle
- Execution time is *order-dependent*

Assumed latencies (conservative)

Operation	Cycles
load	3
store	3
loadl	1
add	1
mult	2
fadd	1
fmult	2
shift	1
branch	0 to 8

• Loads & stores may or may not block

- > Non-blocking ⇒fill those issue slots
- Branch costs vary with path taken
- Scheduler should hide the latencies





$w \leftarrow w * 2 * x * y * z$

<u>Cyc</u>	les	<u>Simple so</u>	<u>chedule</u>	<u><i>Cyc</i></u>	les S	<u>chedule la</u>	oads early –	
1	loadAl	r0,@w	⇒r1	1	loadAl	r0,@w	⇒r1	
4	add	r1,r1	⇒ r1	(2	loadAl	r0,@x	⇒r2)<	
5	loadAl	r0,@x	⇒r2	3	loadAl	r0,@y	\Rightarrow r3	
8	mult	r1,r2	⇒r1	4	add	r1,r1	⇒ r1	
9	loadAl	r0,@y	⇒r2	5	mult	r1,r2	⇒r1	
12	mult	r1,r2	⇒r1	6	loadAl	r0,@z	⇒r2	
13	loadAl	r0,@z	⇒r2	7	mult	r1,r3	⇒r1	
16	mult	r1,r2	⇒ r1	9	mult	r1,r2	⇒r1	
18	storeAl	r1	⇒ r0,@w	11	storeAl	r1	⇒r0,@w	
21	r1 is free		-	14	r1 is free			

2 registers, 20 cycles

3 registers, 13 cycles

Reordering operations for speed is called instruction scheduling

(Engineer's View)



The Problem

Given a code fragment for some target machine and the latencies for each individual operation, reorder the operations to minimize execution time

The Concept



The task

- Produce correct code
- Minimize wasted cycles
- Avoid spilling registers
- Operate efficiently



To capture properties of the code, build a dependence graph G

- Nodes n
 G are operations with type(n) and delay(n)
- An edge $e = (n_1, n_2) \in G$ if & only if n_2 uses the result of n_1

a:	loadAl	r0,@w	⇒ r1
b:	add	r1,r1	⇒ r1
C:	loadAl	r0,@x	⇒r2
d:	mult	r1,r2	⇒ r1
e:	loadAl	r0,@y	⇒r2
f:	mult	r1,r2	⇒ r1
g:	loadAl	r0,@z	⇒r2
h:	mult	r1,r2	⇒ r1
i:	storeAl	r1	⇒ r0,@w



The Code

The Dependence Graph



A <u>correct schedule</u> S maps each $n \in N$ into a non-negative integer representing its cycle number, <u>and</u>

- 1. $S(n) \ge 0$, for all $n \in N$, obviously
- 2. If $(n_1, n_2) \in E$, $S(n_1) + delay(n_1) \leq S(n_2)$
- 3. For each type *t*, there are no more operations of type *t* in any cycle than the target machine can issue

The <u>length</u> of a schedule *S*, denoted L(S), is $L(S) = \max_{n \in N} (S(n) + delay(n))$

The goal is to find the shortest possible correct schedule. *S* is <u>time-optimal</u> if $L(S) \le L(S_j)$, for all other schedules S_j A schedule might also be optimal in terms of registers, power, or space....





Critical Points

- All operands must be available
- Multiple operations can be <u>ready</u>
- Moving operations can lengthen register lifetimes
- Placing uses near definitions can shorten register lifetimes
- Operands can have multiple predecessors

Together, these issues make scheduling <u>hard</u> (NP-Complete)

Local scheduling is the simple case

- Restricted to straight-line code
- Consistent and predictable latencies

The big picture

- 1. Build a dependence graph, P
- 2. Compute a *priority function* over the nodes in *P*
- 3. Use list scheduling to construct a schedule, one cycle at a time
 - a. Use a queue of operations that are ready
 - b. At each cycle
 - I. Choose a ready operation and schedule it
 - II. Update the ready queue

Local list scheduling

- The dominant algorithm for twenty years
- A greedy, heuristic, local technique



Local List Scheduling





Scheduling Example



a:	loadAl	r0,@w	⇒ r1
b:	add	r1,r1	⇒r1
C:	loadAl	r0,@x	⇒r2
d:	mult	r1,r2	⇒ r1
e:	loadAl	r0,@y	⇒r2
f:	mult	r1,r2	⇒ r1
g:	loadAl	r0,@z	⇒r2
h:	mult	r1,r2	⇒ r1
i:	storeAl	r1	⇒ r0,@w





The Dependence Graph



Scheduling Example

- **1**. Build the dependence graph
- **2.** Determine priorities: longest latency-weighted path

a:	loadAl	r0,@w	⇒r1
b:	add	r1,r1	⇒ r1
C:	loadAl	r0,@x	⇒r2
d:	mult	r1,r2	⇒ r1
e:	loadAl	r0,@y	⇒r2
f:	mult	r1,r2	⇒ r1
g:	loadAl	r0,@z	⇒r2
h:	mult	r1,r2	⇒r1
i:	storeAl	r1	⇒ r0,@w



The Code

The Dependence Graph



Scheduling Example

- 1. Build the dependence graph
- **2.** Determine priorities: longest latency-weighted path
- **3.** Perform list scheduling



The Code

The Dependence Graph



Register Allocation

Part of the compiler's back end



Critical properties

- Produce <u>correct</u> code that uses k (or fewer) registers
- Minimize added loads and stores
- Minimize space used to hold *spilled values*
- Operate efficiently O(n), O(n log₂n), maybe O(n²), but not O(2ⁿ)





The big picture



Optimal global allocation is NP-Complete, under almost any assumptions.

At each point in the code

- 1 Determine which values will reside in registers
- 2 Select a register for each such value

The goal is an allocation that "minimizes" running time

Most modern, global allocators use a graph-coloring paradigm

- Build a "conflict graph" or "interference graph"
- Find a k-coloring for the graph, or change the code to a nearby problem that it can k-color

Register Allocation using Graph Coloring



Graph coloring paradigm

(Chaitin)

- 1 Build an interference graph G_I for the procedure
- 2 (try to) construct a k-coloring
 - \rightarrow Minimal coloring is NP-Complete
 - \rightarrow Spill placement becomes a critical issue
- 3 Map colors onto physical registers

Graph Coloring (A





The problem

A graph G is said to be *k-colorable* iff the nodes can be labeled with integers 1... k so that no edge in G connects two nodes with the same label

Examples



Each color can be mapped to a distinct physical register



What is an "interference" ? (or conflict)

- Two values *interfere* if there exists an operation where both are simultaneously live
- If x and y interfere, they cannot occupy the same register
- To compute interferences, we must know where values are "live"

The interference graph, G_I

- Nodes in G_I represent values, or live ranges
- Edges in G_I represent individual interferences
 → For x, y ∈ G_I, <x,y> ∈ iff x and y interfere
- A k-coloring of G_I can be mapped into an allocation to k registers
Observation on Coloring for Register Allocation



- Suppose you have k registers—look for a k coloring
- Any vertex n that has fewer than k neighbors in the interference graph (n° < k) can always be colored!
 →Pick any color not used by its neighbors

- there must be one

Observation on Coloring for Register Allocation



- Pick any vertex n such that n°< k and put it on the stack
- Remove that vertex and all edges incident from the interference graph
 - → This may make some new nodes have fewer than k neighbors
- At the end, if some vertex n still has k or more neighbors, then spill the live range associated with n
- Otherwise successively pop vertices off the stack and color them in the lowest color not used by some neighbor

UNIVERSITY OF ELAWARE

3 Registers



Stack

UNIVERSITY OF DELAWARE































ELAWARE 1743

