

# Index

## *System Tasks, System Functions, and Timing Checks*

**\$** 19-15

**\$async\$and\$array** 22-2

**\$async\$and\$plane** 22-2

**\$async\$nand\$array** 22-2

**\$async\$nand\$plane** 22-2

**\$async\$nor\$array** 22-2

**\$async\$nor\$plane** 22-2

**\$async\$or\$array** 22-2

**\$async\$or\$plane** 22-2

**\$bitstoreal** 12-18, 21-55

**\$cleartrace** 21-20

**\$compare** 21-49  
syntax 21-49

**\$countdrivers** 21-30 to 21-31  
syntax 21-30

**\$db\_breakaftertime** 26-22  
syntax 26-22

**\$db\_breakatline** 26-21  
syntax 26-21

**\$db\_breakbeforetime** 26-22  
syntax 26-22

**\$db\_breakonceatline**  
syntax 26-21

**\$db\_breakonceonnegedge**  
syntax 26-25

**\$db\_breakonceonposedge** 26-24

**\$db\_breakoncewhen**  
syntax 26-23

**\$db\_breakonnegedge** 26-25  
syntax 26-25

**\$db\_breakonposedge** 26-24  
syntax 26-24

**\$db\_breakwhen** 26-23  
syntax 26-23

**\$db\_cleartrace** 26-17  
syntax 26-17

**\$db\_deletebreak** 26-26  
syntax 26-26

**\$db\_deletefocus** 26-9  
syntax 26-9

**\$db\_disablebreak** 26-27  
syntax 26-27

**\$db\_disablefocus** 26-11  
syntax 26-11

**\$db\_enablebreak** 26-26  
syntax 26-26

**\$db\_enablefocus** 26-10  
syntax 26-10

**\$db\_help** 26-6  
syntax 26-6

**\$db\_setfocus** 26-9  
syntax 26-9

**\$db\_settrace** 26-16  
syntax 26-16

**\$db\_showbreak** 26-28  
syntax 26-28

**\$db\_showfocus** 26-12  
syntax 26-12

**\$db\_step** 26-14  
syntax 26-14

**\$db\_steptime** 26-15  
syntax 26-15

**\$disable\_warnings** 21-38  
syntax 21-38

**\$display** 20-9, 21-1 to 21-11  
and mnemonic strength format 6-33  
and simulation time 21-18  
compared to \$monitor 21-12  
compared to \$write 21-2  
escape sequences 21-3  
format specifications 21-4 to 21-5  
size of displayed data 21-6 to 21-7  
syntax 21-1

## *System Tasks, System Functions, and Timing Checks* (continued)

**Sdist\_chi\_square**  
syntax 23-5

**Sdist\_erlang**  
syntax 23-5

**Sdist\_exponential**  
syntax 23-5

**Sdist\_normal**  
syntax 23-5

**Sdist\_poisson**  
syntax 23-5

**Sdist\_t**  
syntax 23-5

**Sdist\_uniform**  
syntax 23-5

**Sdumpall** 19-5, 19-14, 21-58

**Sdumpfile** 19-3, 21-58

**Sdumpflush** 19-6, 21-58

**Sdumplimit** 19-5, 21-58

**Sdumpoff** 19-4 to 19-5, 19-15, 21-58

**Sdumpon** 19-4 to 19-5, 19-15, 21-58

**Sdumpvars** 19-3 to 19-4, 19-14, 20-9, 21-58

**Senable\_warnings** 21-40  
syntax 21-40

**Sfclose** 21-14 to 21-17  
syntax 21-14

**Sfdisplay** 21-14 to 21-17  
syntax 21-14

**Sfinish** 21-18 to 21-19  
syntax 21-18

**Sfmonitor** 21-14 to 21-17  
syntax 21-14

**Sfopen** 21-14 to 21-17  
syntax 21-14

**Sfstrobe** 21-14 to 21-17  
syntax 21-14

**Sfwrite** 21-14 to 21-17  
syntax 21-14

**Sgetpattern** 21-43

**Sgr\_regs** 20-9

**Sgr\_waves** 20-9, 27-25

**Shistory** 21-23 to 21-24  
syntax 21-23

**Shold** 13-41

**Sincpattern\_read** 21-47  
syntax 21-47

**Sincpattern\_write** 21-45  
syntax 21-45

**Sincsave** 21-21 to 21-23, 27-25  
syntax 21-21

**Sinput** 21-25  
and asynchronous interrupts 21-25  
and reading key files 21-25  
and reading previous command file  
21-25  
syntax 21-25

**Sitor** 21-55

**Skeepcommands** 21-34

**Skey** 21-26 to 21-27  
syntax 21-26

**Slist** 20-8, 21-35  
and decompiling macro modules 12-12  
for debugging 8-13  
library definition renaming 25-27  
syntax 21-35

**Slistcounts** 18-11, 21-35  
use with +speedup 24-12

**Slist\_forces** 21-36

**Slog**  
syntax 21-25

**Smonitor** 20-9, 21-12 to 21-13  
and fixed width format 21-8  
and simulation time 21-18  
compared to \$display 21-12  
syntax 21-12  
turn off 21-13

**Smonitoroff** 21-12 to 21-13  
syntax 21-12

**Smonitoron** 21-12 to 21-13  
syntax 21-12

## *System Tasks, System Functions, and Timing Checks* (continued)

**Snochange** 13-51 to 13-52

**Snokeepcommands** 21-34

**Snokey** 21-26 to 21-27  
  **syntax** 21-26

**Snolog**  
  **syntax** 21-25

**Soptions** 28-83

**Speriod** 13-44

**Sprinttimescale** 16-10 to 16-11, 21-56

**Sq\_add** 23-2  
  **syntax** 23-1

**Sq\_exam** 23-3  
  **syntax** 23-1

**Sq\_full** 23-2  
  **syntax** 23-1

**Sq\_initialize** 23-2

**Sq\_remove** 23-2  
  **syntax** 23-1

**Sreadmemb** 21-41 to 21-43, 21-56  
  **and \$getpattern** 21-43  
  **and loading logic array personality**  
    22-4  
  **syntax** 21-41

**Sreadmemh** 21-41 to 21-43, 21-56  
  **and \$getpattern** 21-43  
  **and loading logic array personality**  
    22-4  
  **syntax** 21-41

**Srealtime** 16-7, 21-17, 21-56

**Srealtobits** 12-18, 21-55

**Srecovery** 13-47

**Sreportfile** 27-15

**Sreportprofile** 18-9, 21-59

**Sreset** 21-60 to 21-65, 27-27

**Sreset\_count** 21-65 to 21-66

**Sreset\_value** 21-67 to 21-69

**Srestart** 21-21 to 21-23, 27-27  
  **and queueing tasks** 23-4  
  **syntax** 21-21

**Srs\_get\_net** 28-97

**Srs\_showpaths** 28-95

**Srs\_trace\_net** 28-85

**Srs\_untrace\_net** 28-85

**Srtoi** 21-55

**Ssave** 21-21 to 21-23, 27-27  
  **and interactive recovery** 26-5  
  **and queueing tasks** 23-4  
  **and restarting simulator** 24-8  
  **syntax** 21-21

**Sscale** 16-8 to 16-9, 21-56

**Sscope** 20-9  
  **syntax** 21-27

**Ssettrace** 20-8, 27-12  
  **and acceleration** 27-7  
  **and tracing statements inside macro**  
    **modules** 12-12  
  **syntax** 21-20  
  **to trace from start of simulation** 24-8

**Ssetup** 13-40

**Ssetuphold** 13-48

**Sshowallinstances** 27-15  
  **and reporting resolution paths** 25-26  
  **and resolving modules** 25-15  
  **library definition renaming** 25-27  
  **syntax** 21-27

**Sshowexpandednets** 20-8  
  **syntax** 21-29

**Sshowmodes** 17-11, 21-34

**Sshownonxl** 27-5  
  **syntax** 27-6

**Sshowportsnotcollapsed** 20-8  
  **syntax** 21-29

**Sshowscopes**  
  **syntax** 21-27

**Sshowvariables**  
  **syntax** 21-28

## *System Tasks, System Functions, and Timing Checks* (continued)

**Sshowvars** 20-8  
    **syntax** 21-28

**Sskew** 13-45

**Ssreadmemb** 20-17 to 20-19, 21-56

**Ssreadmemh** 20-17 to 20-19, 21-56

**Sstartprofile** 18-2, 18-8, 21-58, 27-15

**Sstime** 21-17 to 21-18  
    **as parameters to \$display and \$monitor** 21-18  
    **syntax** 21-17

**Sstop** 21-18 to 21-19, 26-2  
    **syntax** 21-18

**Sstopprofile** 18-10, 21-59

**Sstrobe** 20-9, 21-12  
    **syntax** 21-12

**Sstrobe\_compare** 21-51  
    **syntax** 21-51

**Ssync\$and\$array** 22-2

**Ssync\$and\$plane** 22-2

**Ssync\$and\$array** 22-2

**Ssync\$and\$plane** 22-2

**Ssync\$nor\$array** 22-2

**Ssync\$nor\$plane** 22-2

**Ssync\$or\$array** 22-2

**Ssync\$or\$plane** 22-2

**Sstopprofile** 21-59

**Sstest\$plusargs** 24-25 to 24-26  
    **syntax** 24-25

**Sstime** 3-16, 16-6 to 16-7, 21-17 to 21-18, 21-56  
    **and triggering event controls** 21-18  
    **as parameters to \$display and \$monitor** 21-18  
    **syntax** 21-17

**Sstimeformat** 16-11 to 16-14, 21-56

**Swidth** 13-42  
    **use of threshold argument** 13-43

**Swrite** 20-9, 21-1 to 21-11  
    **compared to \$display** 21-2  
    **escape sequences** 21-3  
    **format specifications** 21-4 to 21-5  
    **size of displayed data** 21-6 to 21-7  
    **syntax** 21-1

## *Compiler Directives*

**'**  
    **in compiler directives** 24-26

**'accelerate** 24-27, 27-2 to 27-3

**'autoexpand\_vectornets** 24-27

**'celldefine** 24-27

**'default\_decay\_time** 24-28

**'default\_nettype** 24-29  
    **syntax** 6-15

**'default\_rswitch\_strength** 24-29, 28-29

**'default\_switch\_strength** 24-30, 28-29

**'default\_trireg\_strength** 24-30, 28-29

**'define** 24-30  
    **and library search paths** 25-3

**'delay\_mode\_distributed** 17-4, 24-30

**'delay\_mode\_path** 17-4, 24-30

**'delay\_mode\_unit** 17-4, 24-31

**'delay\_mode\_zero** 17-4, 24-31

**'else** 24-31, 24-45 to 24-54

**'endcelldefine** 24-27

**'endif** 24-31, 24-45 to 24-54

**'endprotect** 20-2 to 20-3, 20-7, 20-9, 24-32

**'endprotected** 20-3, 20-5 to 20-7, 20-11

**'end\_pre\_16a\_paths** 14-16, 24-32

**'expand\_vectornets** 24-31

**'ifdef** 24-31, 24-45 to 24-54

**'include** 24-54 to 24-59

**'noaccelerate** 24-27, 27-2 to 27-3

## *Compiler Directives, (continued)*

**'noexpand\_vectornets** 24-32  
**'noremove\_gatenames** 6-43, 24-33  
**'noremove\_netnames** 6-43, 24-33  
**'nounconnected\_drive** 24-35  
**'pre\_16a\_paths** 14-15, 24-32  
**'protect** 20-2 to 20-3, 20-7, 20-9, 24-32  
**'protected** 20-3, 20-5 to 20-7, 20-11, 24-33, 25-25  
**'remove\_gatenames** 6-43, 24-33  
**'remove\_netnames** 6-43, 24-33  
**'resetall** 24-33  
    **and library files** 25-25  
**'rs\_technology** 24-34  
**'switch** 28-8  
**'switch default** 24-34  
**'switch resistive** 24-34  
**'switch XL** 24-34  
**'timescale** 16-2 to 16-5, 24-34  
    **effect on performance** 16-5  
    **usage rules** 16-5  
**'unconnected\_drive** 24-35  
**'undef** 24-35  
**'unprotected** 24-33, 25-25  
**'uselib** 24-37, 25-3 to 25-8

## *Command Line Options*

**-a** 24-4  
    **compared to 'accelerate** 27-2  
    **for accelerating entire source**  
    **description** 27-2  
**+autonaming** 12-29, 24-11  
**+autoprotect** 20-5 to 20-7, 20-12, 24-11  
**+bpi\_listcounts** 18-8  
**+bpi\_profile** 18-8, 24-12

**-c** 24-4  
    **and library files** 25-26  
    **use with +protect or +autoprotect**  
    20-16  
    **use with -r** 24-4  
**+caxl** 24-12  
**-d** 12-12, 24-4  
    **and source protection** 20-8  
**+define+**  
    **and 'define** 24-13, 24-50  
    **and empty macros** 24-49  
    **and library search paths** 25-3  
    **and macro strings** 24-12  
**+delay\_mode\_distributed** 17-5, 24-14  
**+delay\_mode\_path** 17-5, 24-14  
**+delay\_mode\_unit** 17-5, 24-14  
**+delay\_mode\_zero** 17-5, 24-14  
**+err\_line\_length+** 24-15  
**-f** 24-2, 24-4  
**-i** 24-6  
    **and interactive recovery** 26-5  
    **and reading key files** 21-25  
    **for simulation recovery** 21-26  
    **to read command input file** 21-25  
**+incdir+** 24-15  
**-k** 24-7  
    **for changing key file name** 21-26  
**-l** 24-7  
    **to change log file name** 21-26  
**+libext** 25-9 to 25-11  
**+libext+** 24-15  
    **syntax** 24-15  
**+libnonamehide** 25-22 to 25-23  
**+liborder** 24-16, 25-13 to 25-15  
**+librescan** 24-16, 25-15 to 25-16  
**+libverbose** 24-16  
    **and reporting resolution paths** 25-26  
    **and resolving modules** 25-15  
**+maxdelays** 4-23, 6-38, 13-20, 24-17  
**+max\_error\_count** 24-17

## *Command Line Options, (continued)*

**+mindelays** 4-23, 6-38, 24-17  
**+noaccerr** 24-18  
**+nolibcell** 24-18  
**+notimingchecks** 13-52  
**+no\_charge\_decay** 24-18  
**+no\_cond\_event\_error** 24-18  
**+no\_notifier** 24-19  
**+no\_pulse\_msg** 13-34, 24-19  
**+pathpulse** 24-20  
**+pre\_16a\_paths** 14-15, 24-20  
**+protect** 20-3 to 20-5, 20-12, 20-17 to 20-19, 24-20  
**+pulse\_e/n** 13-33 to 13-35, 24-21  
**+pulse\_r/m** 13-33 to 13-35, 24-21  
**-q** 24-7  
**-r** 24-8, 26-5  
    **for command-line restart** 21-23  
    **use with -c** 24-4  
**+rswrctostr or +rsw\_rc\_to\_str** 24-21  
**+rsw\_opt\_stack** 24-21  
**-s** 24-8  
**+speedup** 18-8, 24-21  
    **use with \$listcounts** 24-12  
**+switchres** 28-7  
**+switchres or +switch\_res** 24-23  
**+switchxl** 24-23, 28-7  
**+switch\_res** 28-7  
**+sxl\_keep\_all** 24-23  
**+sxl\_keep\_declared** 24-24  
**+sxl\_keep\_minimum** 24-24  
**+sxl\_unidirect** 24-23, 28-19  
**-t** 24-8  
**+typdelays** 4-23, 6-38, 13-20, 24-24  
**-u** 24-8

**-v** 24-9, 25-9  
**-w** 12-32, 24-9  
**-x** 24-9  
**-y** 24-10, 25-9  
    **syntax** 24-10

## *Symbols*

**!**  
    **compared to '==0'** 4-9  
    **logical negation operator** 4-2, 4-9  
**!=**  
    **logical inequality operator** 4-2, 4-4, 4-8  
**!==**  
    **case inequality operator** 4-2, 4-4, 4-8  
**%**  
    **in format specifications** 21-2, 21-6  
    **modulus operator** 4-2, 4-4  
**&**  
    **bit-wise AND operator** 4-2, 4-4, 4-11  
    **reduction AND operator** 4-2, 4-12  
**&&**  
    **logical AND operator** 4-2, 4-4, 4-9  
**\***  
    **arithmetic multiplication operator** 4-2  
    **bit-wise negation operator** 4-4  
    **for flagging active commands** 21-23  
    **in state table** 7-15, 7-21  
    **logical negation operator** 4-4  
**,**  
    **trace-step command** 26-3  
**-**  
    **in state table** 7-10  
**.**  
    **continue command** 26-3  
**/**  
    **arithmetic division operator** 4-2, 4-4  
    **arithmetic multiplication operator** 4-4  
**:**  
    **interactive command** 26-3  
**;**  
    **step command** 26-3

## *Symbols, (continued)*

<	<b>relational less-than operator</b> 4-2, 4-4, 4-7	<b>bit-wise equivalence operator</b> 4-2, 4-4
<<	<b>left shift operator</b> 4-2, 4-4, 4-15	<b>bit-wise exclusive NOR operator</b> 4-11
<-	<b>and compiler error messages</b> 24-40	<b>reduction XNOR operator</b> 4-2
<=	<b>relational less-than-or-equal operator</b> 4-2, 4-4, 4-7	
=	<b>in assignment statement</b> 5-1	<b>bit-wise inclusive OR operator</b> 4-2, 4-4, 4-11
==	<b>logical equality operator</b> 4-2, 4-4	<b>reduction OR operator</b> 4-2, 4-12
===	<b>case equality operator</b> 4-2, 4-4	
>	<b>relational greater-than operator</b> 4-2, 4-4, 4-7	<b>logical OR operator</b> 4-2, 4-4, 4-9
>>	<b>right shift operator</b> 4-2, 4-4, 4-15	~
>=	<b>relational greater-than-or-equal operator</b> 4-2, 4-4, 4-7	<b>bit-wise negation operator</b> 4-2, 4-11
?	<b>equivalent to z in literal number values</b> 2-4, 8-19	~&
@	<b>in state table</b> 7-7, 7-10, 7-21	<b>reduction NAND operator</b> 4-2
\	<b>for addressing memory</b> 21-41	~^
^	<b>backslash character</b> 2-7	<b>bit-wise equivalence operator</b> 4-2
	<b>for escape sequences in strings</b> 21-2	<b>reduction XNOR operator</b> 4-2
	<b>bit-wise exclusive OR operator</b> 4-2, 4-4, 4-11	~
	<b>for hierarchical names in macro module instances</b> 12-27	<b>reduction NOR operator</b> 4-2
	<b>reduction XOR operator</b> 4-2, 4-12	””
		<b>null string</b> 4-22
		”
		<b>commas in null expressions</b> 21-2
		\”
		<b>as ” character</b> 2-7
		(??)
		<b>in state table</b> 7-21
		(01)
		<b>in state table</b> 7-21
		(0x)
		<b>in state table</b> 7-21
		(10)
		<b>in state table</b> 7-21
		(1x)
		<b>in state table</b> 7-21
		\\ddd
		<b>specify character as octal digits</b> 2-7
		\\n
		<b>new line character</b> 2-7
		\\t
		<b>tab character</b> 2-7

## *Symbols, (continued)*

- (vw)**
  - in state table** 7-21
- (x1)**
  - in state table** 7-21
- ?:**
  - conditional operator** 4-2, 4-4
- {}**
  - concatenation operator** 4-2, 4-16

## *Numbers*

- 0**
  - for minimizing bit lengths of expressions** 21-6
  - in state table** 7-21
  - logic 0** 21-9
  - logic zero** 3-1
- 01 transition** 7-9
- 1**
  - in state table** 7-21
  - logic 1** 21-9
  - logic one** 3-1

## *A*

- accelerate option** 24-4
  - compared to 'accelerate** 27-2
  - for accelerating entire source description** 27-2
- accelerated continuous assignments**
  - 5-10 to 5-33
  - compilation speed** 5-31
  - controlling** 5-22
  - different results** 5-31 to 5-33
  - effects** 5-24 to 5-33
  - memory usage** 5-31
  - restrictions** 5-10 to 5-21
    - delay expressions** 5-19
    - left-hand side** 5-11 to 5-13
    - right-hand side** 5-13 to 5-19
  - simulation speed** 5-24 to 5-30

- acceleration** 27-1 to 27-27
  - and key files containing asynchronous interrupts** 27-8
  - and module path destinations** 13-9, 13-61
  - and specify path declarations** 13-3
  - and tracing** 27-8
  - list of items that cannot be accelerated** 27-4 to 27-5
  - of events** 27-8
  - of primitives for performance** 27-12
  - potential problems** 27-8 to 27-9
  - primitives and scalar nets that can be accelerated** 27-3 to 27-4
  - processing simultaneous events** 27-7 to 27-8
  - running XL** 27-2 to 27-3
  - when pulse width equals gate delay** 27-8
  - XL option compared to normal simulation** 27-7 to 27-8
- addressing memory** 21-41 to 21-43
- alias**
  - performance** 27-20
- always**
  - and activity flow** 8-2
  - as structured procedure** 8-41
  - syntax** 8-43
- ambiguous strength** 6-20 to 6-32
- and gate** 6-6 to 6-7
- arguments**
  - for system timing checks** 13-39
  - optional** 13-38
- arithmetic operators** 4-2, 4-5 to 4-6
  - 4-5
  - + 4-5
  - % 4-5
  - \* 4-5
  - / 4-5
  - and unknown logic values** 4-6

## *A, (continued)*

### **arrays**

- element** 3-14
- format** 22-4
- index** 3-14
- no multiple dimension** 3-14
- of integers** 3-16
- of time variables** 3-16
- word** 3-14

**assign keyword** 11-2 to 11-3

**assignment** 5-1 to 5-33

- continuous** 5-2 to 5-9, 8-3
- left hand side** 5-1
- of delays to module paths**
  - 13-15 to 13-21
- procedural** 8-3 to 8-4
- procedural versus continuous** 8-3
- right hand side** 5-1

**asynchronous arrays** 22-3

**automatic naming** 12-29 to 12-30

- +autonaming option** 12-29
- for gates** 6-6
- for user-defined primitives** 7-14

## *B*

### **b**

- binary number format** 2-2
- in state table** 7-15, 7-21

**backslash character** 2-7

**base format**

- binary** 2-2
- decimal** 2-2
- hexadecimal** 2-2
- octal** 2-2

**begin-end block statement** 8-12, 8-35

**Behavior Profiler** 18-1 to 18-26

- data table** 18-4 to 18-7
  - by module instance** 18-7
  - by statement** 18-4 to 18-6
- example** 18-17 to 18-26
- finding performance problems** 27-15
- system tasks** 18-8 to 18-14
  - \$listcounts** 18-11
  - \$reportprofile** 18-9
  - \$startprofile** 18-8

**\$stopprofile** 18-10

**use with +speedup** 24-12

**behavioral modeling** 8-1 to 8-45

**+speedup** 24-21

**bidirectional pass gate** 6-12

**binary display format** 2-2

- and high impedance state** 21-8
- and unknown logic value** 21-8

**binary operators** 4-4

- 4-4
- + 4-4
- % 4-4
- & 4-4, 4-11
- \* 4-4
- < 4-4
- > 4-4
- ^ 4-4, 4-11
- | 4-4, 4-11
- != 4-4
- && 4-4, 4-9
- << 4-4
- <= 4-4
- == 4-4
- >= 4-4
- >> 4-4
- ^~ 4-4, 4-11
- || 4-4, 4-9
- !== 4-4
- === 4-4
- } 4-16
- / 4-4
- precedence** 4-4

**bit-select**

- and vector ports** 12-14
- of vector net or register** 4-17
- out of bounds** 4-17, 4-19
- performance** 27-16
- references of real numbers** 3-18

## *B, (continued)*

### **bit-wise operators** 4-11 to 4-12

**&** 4-11

**^** 4-11

**|** 4-11

**~** 4-11

**^~** 4-11

**AND** 4-2, 4-11

**compared to logical operators** 4-12

**equivalence** 4-2

**exclusive OR** 4-2, 4-11

**exclusive NOR** 4-11

**inclusive OR** 4-2, 4-11

**negation** 4-2

**unarynegation** 4-11

### **blank module terminal** 12-5

### **block statement** 8-35 to 8-41

**definition** 8-35

**fork-join** 8-35

**naming of** 8-39

**parallel** 8-35

**sequential** 8-35 to 8-37

**start and finish times** 8-39 to 8-41

**timing for embedded blocks** 8-39

### **blocking procedural assignment** 8-4

**processing assignments** 8-11

**syntax** 8-4

### **breakpoints** 26-17 to 26-28

**continuous versus non-continuous**  
26-21

**source line-based** 26-18

**time-based** 26-18

**transition-based** 26-18

**value-based** 26-18

### **buf gate** 6-8

### **bufif gate** 6-9 to 6-10

## *C*

### **cache thrashing and performance** 27-24

### **capacitance for switches** 28-52

### **capacitive networks** 3-10 to 3-13

### **capturing simulation data** 27-26

### **case equality operator** 4-2

### **case inequality operator** 4-2

### **case statement** 8-16 to 8-20

**compared to if-else-if statement** 8-17

**syntax** 8-16

**with don't-care** 8-19 to 8-20

### **casex** 8-19

### **casez** 8-19

### **cdiff statement** 28-54

### **cells** 12-1

### **cgo statement** 28-53

### **changing default base in formatted output** **system tasks** 21-17

### **channel delay timing model** 28-16

### **characters**

**specified as octal digits** 2-7

### **charge decay** 6-39 to 6-42, 24-18, 24-28

**Switch-RC modes** 28-72

### **charge storage**

**strength** 3-6 to 3-7, 6-18

### **charging\_strength parameter** 28-50

### **checkpoints** 21-21

### **circular library scan order** 24-16, 25-13

### **clearing**

**trace** 26-17

### **clock generators and performance** 27-14

### **cmos** 6-13

### **cmos gate** 6-13 to 6-14

### **code**

**measuring** 27-9

**optimizing** 27-9

**optimizing for +speedup** 24-21

**reducing executed code** 27-24

### **collapsing ports** 12-18 to 12-21

**chart of resulting net types** 12-20

**rules** 12-19 to 12-20

**that connect nets of different types**  
12-20

## *C, (continued)*

- combinational UDPs** 7-1, 7-6 to 7-8
  - compared to level-sensitive sequential** 7-9
  - input and output fields in state table** 7-6
- combined signal strengths** 6-18 to 6-32
- combined signal values** 6-18 to 6-32
- command**
  - file option** 24-4
  - history** 21-23 to 21-24
  - input files** 21-25
- command line options**
  - +librescan** 25-15 to 25-16
- command-line restart** 21-23
- comments** 2-2
- compare**
  - string operation** 4-20
- compilation** 24-1 to 24-59
  - command line** 24-1
  - compile only option** 24-4, 25-26
  - compiling source files** 24-3
  - directives** 24-26 to 24-35
  - error messages** 24-40 to 24-44
  - performance** 27-27
  - user-defined primitives** 7-14
- concatenation**
  - and macro module instances** 12-11
  - and repetition multiplier** 4-16
  - and unsized numbers** 4-16
  - of library extensions to module and UDP names** 25-10
  - of names** 12-22
  - of operands** 4-17
  - of terms in synchronous and asynchronous system calls** 22-3
  - operator** 4-2, 4-16
  - performance** 27-16
  - string operation** 4-20
- concurrency**
  - of activity flow** 8-2
  - of procedures** 9-7
- condition**
  - deterministic** 13-61
  - non-deterministic** 13-61
- conditional compilation** 24-45 to 24-54
- conditional operator** 4-2, 4-15 to 4-16
  - and ambiguous results** 4-15
  - modeling tri-state output busses** 4-16
  - syntax** 4-15
- conditional statement** 8-11 to 8-15
  - syntax** 8-11
- conditioned event** 13-60 to 13-61
  - constraints** 13-61
  - versus unconditioned event** 13-60
- conflicts** 3-8
- connecting ports**
  - between modules** 12-19
  - by name** 12-16 to 12-17
  - by position with ordered list** 12-15
  - in macro modules** 12-21
  - rules** 12-19 to 12-20
- connection**
  - difference between full and parallel** 13-11 to 13-14
  - full** 13-11 to 13-14
  - parallel** 13-11 to 13-14
- consistency**
  - in user-defined primitive state tables** 7-14
- constant expression** 4-1
- continue** 26-3
- continuous assignment** 5-2 to 5-9
  - and \$getpattern** 21-43
  - and connecting ports** 12-19
  - and driving strength** 6-17, 21-10
  - and net variables** 8-3
  - and supply nets** 3-13
  - and wire nets** 3-8
  - driving strength of** 5-9
  - examples** 5-3 to 5-4
  - explicit declaration** 5-3
  - implicit declaration** 5-3
  - syntax** 5-2
  - versus procedural assignment** 5-9
- continuous assignments**
  - accelerated** 5-10 to 5-33
- continuous monitoring** 21-12 to 21-13
- control-C** 26-2

## *C, (continued)*

### **copy**

**string operation** 4-20

**counting number of drivers** 21-30 to 21-31

**cox statement** 28-52

**cWaves** 26-1, 26-29

## **D**

### **d**

**decimal number format** 2-2

**data structures** 12-25

**data types** 3-1 to 3-19

**data\_event** 13-39

**deassign keyword** 11-2 to 11-3

**debug system tasks** 26-6 to 26-28

**\$db\_breakaftertime** 26-22

**\$db\_breakatline** 26-21

**\$db\_breakbeforetime** 26-22

**\$db\_breakonceonposedge** 26-24

**\$db\_breakonnegedge** 26-25

**\$db\_breakonposedge** 26-24

**\$db\_breakwhen** 26-23

**\$db\_cleartrace** 26-17

**\$db\_deletebreak** 26-26

**\$db\_deletefocus** 26-9

**\$db\_disablebreak** 26-27

**\$db\_disablefocus** 26-11

**\$db\_enablebreak** 26-26

**\$db\_enablefocus** 26-10

**\$db\_help** 26-6

**\$db\_setfocus** 26-9

**\$db\_settrace** 26-16

**\$db\_showbreak** 26-28

**\$db\_showfocus** 26-12

**\$db\_step** 26-14

**\$db\_steptime** 26-15

**debugging** 26-1 to 26-5

**style and performance** 27-25

**decimal display format** 2-2

**and high impedance state** 21-8

**and unknown logic value** 21-8

**compatibility with \$monitor** 21-8

**decimal notation** 3-17

**declaration** 13-30

**declaring**

**events** 8-28

**multiple module paths in a single statement** 13-14 to 13-15

**parameters in specify blocks** 13-3 to 13-4

**decompilation** 21-34 to 21-38

**decompile option** 24-4

**default**

**base in formatted output** 21-17

**in case statement** 8-16

**in if-else-if statements** 8-14

**module path pulse control** 13-34

**word size** 2-3

**default delay mode** 17-3

**default library scan precedence**

25-11 to 25-13

**defparam** 3-19, 12-7 to 12-8

**and specify parameters** 13-4

**compared to module instance**

**parameter value assignment** 12-9

**delay**

**calculating for high impedance (z) transitions** 6-35

**calculating for unknown logic value (x) transitions** 6-35

**control** 8-25, 8-26, 21-18

**distributed** 13-5 to 13-7

**fall** 6-35

**falling** 6-37

**for continuous assignment** 5-5 to 5-8

**gate** 6-34 to 6-38

**inertial** 5-8

**minimum:typical:maximum values** 6-37 to 6-38

**mixing distributed and module path** 13-6

## D

### delay (continued)

- module path** 13-5 to 13-33
  - net** 6-34 to 6-37
  - propagation** 6-5, 6-35
  - rise** 6-35, 6-37
  - specify one value** 6-35
  - specify three values** 6-35
  - specify two values** 6-35
  - syntax for delay control** 8-26
  - trireg charge decay** 6-40 to 6-42, 24-18, 24-28
  - turn-off** 6-37
- delay mode selection** 17-1 to 17-12
- and macro module expansion** 17-12
  - and timescales** 17-5, 17-6 to 17-7
  - command line plus options** 17-5
  - compiler directives** 17-4
  - decompiling with delay modes** 17-11
  - default delay mode** 17-3
  - distributed delay mode** 17-2
  - overriding delay values** 17-8
  - path delay mode** 17-3
  - precedence** 17-5
  - reasons to select a delay mode** 17-3
  - the \$showmodes system task** 17-11
  - the acc\_fetch\_delay\_mode access routine** 17-11
  - the parameter attribute mechanism** 17-8 to 17-9
  - unit delay mode** 17-2
  - zero delay mode** 17-2

### delay specification 6-5

### deleting

- breakpoint** 26-26
- foci** 26-9

### deltal statement 28-53

### deltaw statement 28-53

### describing module paths 13-9 to 13-14

### diagnostic messages

- from \$stop and \$finish** 21-19

### directory

- library** 25-1 to 25-2

### disable 26-3, 26-4

- and turning off monitoring tasks** 21-13
- named blocks** 10-1 to 10-5
- syntax** 10-1
- tasks** 10-1 to 10-5
- timing checks** 13-52
- use of** 10-1

### disabling

- breakpoints** 26-27
- foci** 26-11

### disabling warnings 21-38 to 21-40

### displaying information 21-1 to 21-11

### distributed delay mode 17-2

### distributed delays and SDPDs 14-15

### dominating net 12-20

### don't-care bits

- in case statements** 8-19

### don't-care condition

- in state table** 7-7

### double quote character 2-7

### drive strength specification 6-4

### driving strength 6-17

- compared to charge storage strength** 21-10
- keywords** 5-9

### driving\_strength parameter 28-48

### dynamic file selection 21-1

## E

### edge control specifiers 13-53 to 13-55

### edge descriptors 3-18

### edge transitions 13-53

### edge-sensitive paths 13-30 to 13-33

- syntax** 13-30

### edge-sensitive UDPs 7-9 to 7-10

- compared to level-sensitive UDPs** 7-9

### element

- of array** 3-14

### embedding modules 12-1, 12-3

### enable 8-30

## *E, (continued)*

### **enabling**

- breakpoints** 26-26
- foci** 26-10

**enabling tasks** 9-2 to 9-4, 9-7

**enabling warnings** 21-40

**endmodule keyword** 12-1

**endprimitive keyword** 7-5

**endtable keyword** 7-5

**end\_edge\_offset** 13-39

**equality operators** 4-8 to 4-9

- !=** 4-8

- ==** 4-8

- !==** 4-8

- ===** 4-8

- and ambiguous results** 4-9

- and operands of different sizes** 4-8

- precedence** 4-8

**error messages** 24-39

- compiler** 24-40 to 24-44

- effect of source protection** 20-16

- syntax** 24-41

**escape sequences** 21-2, 21-3

**escaped identifiers** 2-8

**espresso format** 22-5

**establishing a metric** 27-10

**estimating model speed** 27-9

### **event**

- accelerated** 27-8

- control** 8-25, 8-27

- declaration syntax** 8-28

- explicit** 8-25

- expression** 8-25

- implicit** 8-25

- in timing checks** 13-39

- level sensitive control** 8-29

- named** 8-28 to 8-29

- OR construct** 8-29

- syntax for event control** 8-27

- syntax of triggering statement** 8-29

### **event control**

- performance** 27-19

- repeat** 8-32 to 8-34

**event-driven simulation** 7-20

### **examples**

- \$hold timing check** 13-42

- \$monitor** 21-10

- \$nochange timing check** 13-51

- \$period timing check** 13-45

- \$sprinttimescale system task** 16-11

- \$realtime system function** 16-7

- \$recovery timing check** 13-48

- \$scale system function** 16-9

- \$setup timing check** 13-40

- \$setuphold** 13-50

- \$skew timing check** 13-46

- \$sreadmemb to protect data it loads  
into memory** 20-18

- \$strobe** 21-12

- \$stime system function** 16-6

- \$timeformat system task** 16-13

- \$width calls, legal and illegal** 13-44

- \$width timing check** 13-43

- 'timescale compiler directive** 16-4

- "joining" events** 8-40

- %t format specification** 16-13

- accelerating specific modules** 27-3

- accessing information in a protected  
region** 20-10

### **adder**

- using zero-delay buf gates** 13-63

- AND-OR gate as user-defined primitive**  
7-22

- AND-OR PLA** 22-9 to 22-10

- array with logic equations** 22-4

- asynchronous system call** 22-3

- begin-end block** 8-36, 8-37

- Behavior Profiler** 18-17 to 18-26

- behavioral description of D flip-flop**  
11-2

- behavioral model** 8-2

- bit-select** 4-17

- bus select** 5-4

- calculating delays for unknown logic  
value transitions** 13-21

- case statement** 8-18

- casex** 8-19

- casez in instruction decoder** 8-19

## **E,**

### **examples, (continued)**

- changing default base in formatted output** 21-17
- combinational primitive** 7-7
- combinational UDP** 7-8
- command argument file** 24-5
- command history** 21-24
- command line** 24-1
- command line restart** 21-23
- command line using +liborder** 25-13
- command line using +librescan** 25-16
- command line with library directory option** 25-9
- command line with library file option** 25-9
- command line with library options** 25-10, 25-14, 25-16
- command line with multiple library directory file extensions** 25-10
- command line with null library file extensions** 25-10
- command line with options** 24-2
- compilation with +protect** 20-11
- conditioned events** 13-60
- connecting ports by name** 12-17
- declaring memory and registers in one statement** 3-15
- decompiling a macro module with \$list** 12-12 to 12-13
- defparam** 12-7
- delay control** 8-26
- delay mode selection** 17-10 to 17-11
- disable statement** 10-2 to 10-5
- disabling all timing checks** 13-52
- disabling the \$incpattern\_write task** 21-46
- displaying unknown logic value in different radix formats** 21-8
- edge control specifiers** 13-54
- edge-sensitive paths** 13-31
- edge-sensitive UDP** 7-9
- escaped identifiers** 2-8, 2-10
- of establishing simulation time with display output** 21-18
- event OR construct** 8-29
- factorial function** 9-11
- for loop** 8-23
- for loop in multiplier** 8-24

### **examples, (continued)**

- force and release used for debugging** 11-4
- fork-join block** 8-38
- function definition** 9-9
- global module path pulse control** 13-34, 13-35
- hierarchical name**
  - in macro module instance** 12-27
  - in module instance** 12-27
  - referencing** 12-25
- hierarchical path names** 12-23 to 12-24
- identifiers** 2-8
- if-else statement** 8-15
- incremental save and restart** 21-22
- infinite zero-delay loop** 8-43
- interactive command prompt** 26-2
- intra-assignment timing controls** 8-32
- invoking \$compare** 21-50
- invoking \$strobe\_compare** 21-52
- J-K flip-flop** 7-16
- latch** 7-8
- latch module with tri-state outputs** 6-36 to 6-37
- level-sensitive latch** 27-7
- level-sensitive paths** 13-29
- level-sensitive sequential primitive** 7-8
- loading memories from text files** 21-42
- logic array personality declaration** 22-4
- macro module specification** 12-11
- manipulating strings** 2-6
- memory addressing** 4-18
- memory declaration** 3-14
- minimum:typical:maximum values** 4-23, 6-37, 6-38
- mixing level- and edge-sensitive user-defined primitives** 7-16
- module instance** 12-4, 12-5
- module instance parameter value assignment** 12-8
- module parameter declaration** 3-19
- module path declarations with polarity** 13-27
- multiplexer** 7-7, 7-8
- NAND plane system** 22-3
- NOR plane system** 22-3
- notifiers** 13-56 to 13-59

## **E,**

### **examples, (continued)**

- notifiers in edge sensitive UDP** 13-57 to 13-59
- numbers containing 'underlines'** 2-4
- overriding module parameter values** 12-7
- PAL16R4** 22-18 to 22-24
- PAL16R8** 22-11 to 22-17
- part-select** 4-18
- passing module parameters to tasks** 9-5
- PATHPULSE\$** 13-36
- PLA module** 22-5
- PLA system tasks** 22-6 to 22-7
- port declarations** 12-16
- predefined standard options** 24-10 to 24-11
- problem in string value padding** 4-21
- processing stimulus patterns with \$getpattern** 21-44
- protected region in a module** 20-2
- protected source description output** 20-12
- race condition** 8-31
- real numbers** 3-18
- real numbers in port connections** 12-18
- reducing pessimism in a user-defined J-K flip-flop primitive** 7-18
- reducing pessimism in a user-defined latch UDP** 7-17
- register and net declarations** 3-4, 3-6
- repeat loop in multiplier** 8-22
- response checking** 21-53 to 21-54
- SDPDs** 14-5 to 14-6
- sized constant numbers** 2-4
- source description containing VCD tasks** 19-6
- specify block** 13-2
- specify parameters** 13-3
- specifying a cell** 24-28
- specparams** 13-3
- strength outputs** 21-10
- string manipulations** 4-20
- string variable declaration** 2-5
- strings** 2-5
- synchronous PLA** 22-8
- synchronous system call** 22-3

- syntax error message** 24-41
- template of a data structure** 12-26
- testing plus options** 24-25
- text macro substitutions** 2-10
- timescales** 16-14 to 16-18
- time-sequenced waveform** 8-36 to 8-37, 8-38
- timing violation message** 13-52
- traffic light sequencer** 8-43 to 8-44
- traffic light sequencer using tasks** 9-6
- tri-state output bus** 4-16
- turn off monitoring** 21-13
- two sequential events working in parallel** 8-40
- two-channel multiplexer as user-defined primitive** 7-24
- unsized constant numbers** 2-3
- use of multi-channel descriptors** 21-16
- user-defined primitive instance** 7-14
- using \$realtobits and \$bitstoreal in port connections** 21-55
- value change dump file format** 19-17
- variable delays for synchronizing clock** 8-45
- vector XOR** 5-9
- waveform** 8-42
- while loop in counter** 8-23
- writing formatted output to files** 21-16
- zero-delay control** 8-26
- zero-delay oscillation** 27-7

**execution** 24-1 to 24-37

**exit simulator** 21-19

### **expansion**

- of macro modules** 12-10, 12-21
- of vector nets** 3-5, 12-14

**explicit event** 8-25

**expressions** 4-1 to 4-26

- bit lengths** 4-23 to 4-26
- constant** 4-1
- self-determined** 4-25

### **extensions**

- for files in library directories** 25-9 to 25-11

## **F**

### **f**

**in state table** 7-15, 7-21

**fall delay** 6-35, 6-37

**file inclusion** 24-54 to 24-59

### **files**

**extensions in library directories**  
25-9 to 25-11

**extensions of protected source files**  
20-4

**library** 25-1 to 25-2

**output to** 21-14 to 21-17

### **finish time**

**in parallel block statements** 8-39

**in sequential block statements** 8-39

**floating license** 24-1

**foci** 26-8 to 26-12

### **for loop**

**syntax** 8-21

**force keyword** 11-3 to 11-4

**precedence over assign** 11-3

### **forever loop**

**syntax** 8-21

**fork-join block statement** 8-35

**format specifications** 21-4 to 21-5

**ASCII character** 21-4

**b or B** 21-4

**binary** 21-4

**c or C** 21-4

**d or D** 21-4

**decimal** 21-4

**h or H** 21-4

**hexadecimal** 21-4

**hierarchical name** 21-4

**m or M** 21-4

**net normalized voltage** 21-4

**net signal strength** 21-4, 21-9 to 21-11

**o or O** 21-4

**octal** 21-4

**s or S** 21-4

**string** 21-4, 21-11

**t or T** 21-4, 21-6

**time format** 21-4

**timescales** 21-6

**v or V** 21-4

### **formats**

**array** 22-4

**of logic array personality** 22-4 to 22-7

**plane** 22-5

**formatted output system tasks** 21-17

**full connection** 13-11 to 13-14

### **function**

**syntax** 9-8

**functions** 9-8 to 9-11

**and scope** 12-31

**as structured procedures** 8-41

**definition** 8-41

**purpose** 9-1

**returning a value** 9-9

**rules** 9-10

**syntax** 9-3

**syntax for function call** 9-9

## **G**

**gate level modeling** 6-1 to 6-44

**logic gate syntax** 6-3 to 6-6

**gate type specification** 6-4

### **gates**

**and** 6-6 to 6-7

**bidirectional pass** 6-12

**buf** 6-8

**bufif** 6-9 to 6-10

**cmos** 6-13 to 6-14

**compared to continuous assignments**  
6-1

**connection list** 6-6

**delay** 6-34 to 6-38

**keywords for types** 6-4

**MOS** 6-10 to 6-12

**nand** 6-6 to 6-7

**nor** 6-6 to 6-7

**not** 6-8

**notif** 6-9 to 6-10

**notif0** 6-9 to 6-10

**notif1** 6-9 to 6-10

**or** 6-6 to 6-7

**pulldown** 6-14

**pullup** 6-14

**removal of names** 6-43 to 6-44

**syntax** 6-3 to 6-6

**terminal list** 6-6

## G

### **gates, (continued)**

**xnor** 6-6 to 6-7

**xor** 6-6 to 6-7

**ground** 3-13

### **guidelines**

**for connection operators** 13-13

## H

### **H**

**logic 1 or high impedance state in strength format** 21-9

### **h**

**hexadecimal number format** 2-2

### **hardware**

**performance optimization** 27-22

### **help**

**debugging** 26-6

### **hexadecimal display format** 2-2

**and high impedance state** 21-8

**and unknown logic value** 21-8

### **Hi**

**high impedance in strength format** 21-9

### **hierarchy**

**and source protection** 20-13 to 20-16

**display of** 21-27

**effect of macro modules on path names** 12-26

**in libraries** 25-9

**level** 12-22

**name referencing** 12-22 to 12-33, 21-4

**of modules** 12-1, 21-27

**path names for defining abstract data structures** 12-25

**scope** 12-22

**scope rules for naming** 12-31 to 12-33

**structures** 12-1 to 12-33

**top level names** 12-22

**traversal of** 21-27

### **high impedance state** 6-16

**and numbers** 2-4

**and trireg nets** 3-9

**and user-defined primitives** 7-14

**display formats** 21-8

**effect in different bases** 2-4

**strength display format** 21-9

**symbolic representation** 3-1

**highz0** 6-5

**highz1** 6-5

**history of commands** 21-23 to 21-24

**hold\_limit** 13-39

## I

### **identifiers** 2-7 to 2-8

**definition** 2-7

**escaped** 2-8

**keywords** 2-9

### **if-else statement**

**omitting else from nested if** 8-12

**purpose** 8-11

### **if-else-if statement**

**compared to case statement** 8-17

**syntax** 8-14

### **implicit**

**declarations** 3-7, 6-15, 24-29

**event** 8-25

**incremental pattern files** 21-44 to 21-55

**incremental restart** 21-22

**incremental save** 21-21, 21-22

### **index**

**of array** 3-14

**of memory** 3-16

**inertial delay** 5-8

**initial** 8-42

**and activity flow** 8-2

**for specifying waveforms** 8-42

**syntax** 8-42

### **initial statements**

**in UDPs** 7-10 to 7-13

### **inout**

**port declaration** 12-15

## *I, (continued)*

### **input**

**port declaration** 12-15

**input file option** 21-25, 21-26, 24-6  
**and interactive recovery** 26-5  
**syntax** 24-6

### **instantiation**

**macro module** 12-11  
**of modules** 12-1, 12-3 to 12-5

**integers** 3-16 to 3-17  
**division** 4-6

### **interactive**

**control and debugging** 26-1 to 26-5  
**mode** 20-8, 21-19  
**prompt** 26-2  
**recovery** 26-5  
**source listing** 21-34 to 21-38

### **interactive commands**

**continue** 26-3  
**disable** 26-3, 26-4  
**list of** 26-3  
**re-execute** 26-3, 26-4  
**step** 26-3  
**syntax** 26-3  
**trace-step** 20-8, 26-3  
**where** 26-3  
**:** 26-3

**interactive debugging environment**  
26-6 to 26-28

**intermediary files** 24-2

**inter-module port connection** 12-19

### **interrupt**

**accelerated simulation** 27-8  
**with \$stop** 26-2  
**with control-C** 26-2

**intra-assignment timing controls**  
8-30 to 8-34

**invoking Verilog** 24-1 to 24-2

## *K*

**key file** 21-26 to 21-27, 27-8  
**and interactive recovery** 26-5  
**-k option** 21-26

**key file option** 24-7  
**-k** 24-7

### **keywords** 2-9

**gatetype list** 6-4  
**rs\_debug settings** 28-84

## *L*

### **L**

**logic 0 or high impedance state in strength format** 21-9

### **La**

**large capacitor in strength format** 21-9

**ldiff statement** 28-53

**left shift operator** 4-2, 4-15

### **legal module paths**

**one output driver** 13-25  
**multiple output drivers outside the module** 13-25

**length parameter** 28-45

### **level-sensitive**

**event control** 8-29  
**paths** 13-28 to 13-30  
**performance optimization of models**  
27-21  
**sequential UDPs** 7-8 to 7-9  
**versus combinational UDP** 7-9

### **level-sensitive UDPs**

**compared to edge-sensitive UDPs** 7-9

**lexical conventions** 2-1 to 2-10

### **lexical token**

**comment** 2-2  
**definition of** 2-1  
**number** 2-2  
**operator** 2-1 to 2-2  
**types** 2-1  
**white space** 2-2

### **libraries** 25-1 to 25-27

**and 'resetall** 24-33  
**circular scan order** 25-13  
**controlling scan precedence** 25-11  
**creating unique identifiers for multiple modules and UDPs with the same name** 25-15

## L

### libraries, *(continued)*

- definition renaming** 25-27
  - directories** 25-9 to 25-11
  - directory file extensions** 25-9 to 25-11
  - effect of source protection** 20-12
  - files** 25-1 to 25-2
  - forced scan precedence** 25-13 to 25-16
  - how extensions interact with scan order** 25-12 to 25-14
  - new scheme** 25-2 to 25-8
    - 'uselib definition of search paths** 25-3
    - search order with 'uselib paths** 25-7
    - unresolvable instantiations** 25-8
  - null extensions** 25-10
  - renaming definitions** 25-27
  - reporting resolution paths** 25-26
  - syntax checking in files** 25-26
  - use of compiler directives with** 25-25
- library directory option** 24-10, 25-9  
  **syntax** 24-10
- library file option** 24-9, 25-9  
  **syntax** 24-9
- license** 1-4, 24-1  
  **Switch-RC** 28-1
- limit** 13-39
- limitations**  
  **saving simulation data** 21-23
- list of formatted output system tasks**  
  21-17
- loading memories from text files** 21-41 to 21-43
- log file** 21-25  
  **option** 21-26, 24-7
- log file option**  
  **syntax** 24-7
- logic array personality** 22-4 to 22-7
  - declaration** 22-4
  - formats** 22-4 to 22-7
  - loading** 22-4

### logic gates

- and** 6-6 to 6-7
  - bidirectional pass** 6-12
  - buf** 6-8
  - bufif** 6-9 to 6-10
  - cmos** 6-13 to 6-14
  - compared to continuous assignments** 6-1
  - delay** 6-34 to 6-38
  - MOS** 6-10 to 6-12
  - nand** 6-6 to 6-7
  - nor** 6-6 to 6-7
  - not** 6-8
  - notif** 6-9 to 6-10
  - or** 6-6 to 6-7
  - pulldown** 6-14
  - pullup** 6-14
  - syntax** 6-3 to 6-6
  - xnor** 6-6 to 6-7
  - xor** 6-6 to 6-7
- logic one** 3-1
- logic planes** 22-3
- logic strength modeling** 6-16 to 6-34
- logic zero** 3-1
- logical operators** 4-9
  - !** 4-9
  - &&** 4-9
  - ||** 4-9
  - AND** 4-2
  - and ambiguous results** 4-9
  - and unknown logic value** 4-9
  - compared to bit-wise operators** 4-12
  - equality** 4-2
  - inequality** 4-2
  - negation** 4-2
  - OR** 4-2
  - precedence** 4-9
- looping statement** 8-20 to 8-25
  - for loop** 8-20
  - forever loop** 8-20
  - repeat loop** 8-20
  - while loop** 8-20
- lsb (least significant bit)** 3-5

## M

**macro module** 12-9 to 12-11  
    **and hierarchical names** 12-26  
    **and module parameters** 12-11  
    **and specify blocks** 13-3  
    **expansion** 12-10, 12-21  
        **and delay modes** 17-12  
    **instances containing part-selects or concatenations** 12-11  
    **instantiation** 12-11  
    **macromodule keyword** 12-11  
    **port connections in** 12-21  
    **syntax** 12-11

**macros**  
    **and 'define** 24-30  
    **and +define+** 24-12  
    **defining for 'uselib** 25-3

**map\_capacitance parameter** 28-50

**map\_resistance parameter** 28-48

**mc\_scan\_plusargs** 24-25 to 24-26  
    **syntax** 24-25

### Me

**medium capacitor in strength format**  
        21-9

**measuring code** 27-9

**memory** 3-14 to 3-16  
    **addressing** 4-18  
    **assigning values to** 3-15  
    **declaration syntax** 3-14  
    **index** 3-16  
    **limitations and performance** 27-22  
    **real number memories** 3-18  
    **reducing virtual storage requirements**  
        6-43  
    **using temporary registers for bit- and part-selects** 4-19

**messages** 24-37 to 24-44  
    **error** 24-39  
    **informational** 24-39  
    **levels** 24-38 to 24-40  
    **syntax** 24-37 to 24-38  
    **warning** 24-39

**minimum:typical:maximum values**  
    **delay** 6-37 to 6-38  
    **for module path delays** 13-17, 13-19 to 13-20  
    **format** 4-22 to 4-23

**minus sign(-)**  
    **arithmetic subtraction operator** 4-2, 4-4  
    **in state table** 7-21

**MIPDs** 15-1 to 15-13  
    **application** 15-3, 29-3  
    **definition** 15-2, 29-3  
    **hierarchical effects** 15-6  
    **how they work** 15-5  
    **on inputs and outputs only** 15-5  
    **specifying with PLI** 15-10  
    **unidirectionality** 15-7

**mnemonic strength notation** 6-33

**modeling**  
    **asynchronous clear/preset on an edge-triggered D flip-flop** 11-2  
    **behavioral** 8-1 to 8-45  
    **logic strength** 6-16 to 6-34  
    **sequential circuits with simultaneous input changes** 7-19  
    **simplification for performance** 27-24

**modeling level and performance** 27-10

**module** 12-1 to 12-5  
    **and user-defined primitives** 7-4  
    **definition** 12-1 to 12-2  
    **hierarchy** 12-1  
    **instance parameter value assignment**  
        12-8 to 12-9  
    **instantiation** 12-3 to 12-5  
    **keyword** 12-1  
    **library definition renaming** 25-27  
    **macro** 12-9 to 12-11  
    **overriding parameter values**  
        12-6 to 12-9  
    **parameter dependencies** 12-9  
    **port** 12-5  
    **syntax** 12-2  
        **for specifying instantiations** 12-3  
    **terminal** 12-5  
    **top-level** 12-3, 25-1

**module input port delays, see MIPDs**  
    15-1 to 15-13

*M*, (continued)

**module parameter**

- as delay** 3-19
- as width of variables** 3-19
- compared to specify parameter** 13-3, 13-4
- dependencies** 12-9
- overriding values** 12-6 to 12-9
- passing to tasks** 9-4 to 9-5
- syntax** 3-19
- use with macro modules** 12-11

**module path**

- definition** 13-9
- delay** 13-5 to 13-33
- delay assignment** 13-16
- description syntax** 13-10
- destination** 13-9, 13-15, 13-36
- in behavioral descriptions** 13-61 to 13-63
- polarity** 13-26 to 13-27
- source** 13-5, 13-9, 13-15, 13-36

**module path pulse control for specific modules and paths**

- 13-35 to 13-36
- global** 13-33 to 13-35

**modulus operator** 4-2

- definition** 4-6

**monitor flag** 21-13

**monitoring**

- continuous** 21-12 to 21-13
- strobed** 21-12

**MOS gate** 6-10 to 6-12

- nmos** 6-12
- rnmos** 6-12

**MOS strength handling** 6-33

**msb (most significant bit)** 3-5

**multi-channel descriptor** 21-14

**multiple drivers**

- at same strength level** 6-30
- driving the same net** 3-8
- inside a module** 13-14, 13-24 to 13-25
- outside a module** 13-25

**multiple library directory file extensions**

- 25-10

**multiple module path delays**

- assigning in one statement** 13-14 to 13-15

**multi-way decisions**

- case statement** 8-16
- if-else-if statement** 8-14

*N*

**n**

- in state table** 7-15, 7-21

**named blocks**

- and hierarchical names** 12-22
- and scope** 12-31
- purpose** 8-39

**named events** 8-28 to 8-29

- used with event expressions** 8-28

**names**

- making multiple definitions of like-named modules and UDPs**
- unique** 25-15
- of hierarchical paths** 12-22 to 12-33

**nand gate** 6-6 to 6-7

**negedge** 13-55

**net and register bit addressing** 4-17 to 4-18

**nets** 3-2 to 3-13

- delay** 6-34 to 6-38, 28-78
- implicit declaration** 6-15
- initialization** 3-7
- names referenced in a hierarchical name** 6-43
- not driven by a source** 6-16
- removal of names** 6-43 to 6-44
- scalar** 12-19
- Switch-RC net behavior** 28-65
- syntax** 3-3 to 3-4
- trireg strength** 6-18
- types of** 3-8 to 3-13
- wired logic** 6-30

**new line character** 2-7, 21-3

**nmos** 6-10 to 6-12

**node**

- in hierarchical name tree** 12-22

**non-blocking procedural assignment**

- 8-4 to 8-11

## *N*, (continued)

- evaluating assignments** 8-5
- multiple assignments** 8-9
- processing assignments** 8-11
- syntax** 8-5

**nor gate** 6-6 to 6-7

**not gate** 6-8

**notif gate** 6-9 to 6-10

- notif1** 6-10

**notifier** 13-39, 13-55 to 13-59

- argument in timing checks** 13-38
- in edge sensitive UDP** 13-56 to 13-59
- toggle values** 13-56

## **null**

- expression** 21-2
- extensions** 25-10
- string** 4-22

**numbers** 2-2

- base format** 2-2
- size specification** 2-2
- unsized** 2-3

## *O*

### **o**

- octal number format** 2-2

**octal display format** 2-2

**on/off control**

- of monitoring tasks** 21-13

**operands** 4-17 to 4-22

- bit-select** 4-17
- concatenation** 4-17
- definition** 4-1
- function call** 4-17
- part-select** 4-17
- strings** 4-19 to 4-22

**operators** 4-2 to 4-17

- 4-2, 4-4
- + 4-2, 4-4
- ! 4-2, 4-9
- % 4-2, 4-3, 4-4
- & 4-2, 4-3, 4-4, 4-11, 4-12
- \* 4-2, 4-4
- < 4-2, 4-4, 4-7
- = 5-1
- > 4-2, 4-4, 4-7
- ^ 4-2, 4-3, 4-4, 4-11, 4-12
- | 4-2, 4-3, 4-4, 4-11, 4-12
- ~ 4-2, 4-3
- != 4-2, 4-4, 4-8
- && 4-2, 4-4, 4-9
- \*> 13-11 to 13-15
- << 4-2, 4-3, 4-4, 4-15
- <= 4-2, 4-4, 4-7, 8-5
- == 4-2, 4-4, 4-8
- => 13-11 to 13-15
- >= 4-2, 4-4, 4-7
- >> 4-2, 4-3, 4-4, 4-15
- ^~ 4-2, 4-3, 4-4, 4-11
- || 4-2, 4-4, 4-9
- ~& 4-2, 4-3
- ~^ 4-2, 4-3
- ~| 4-2, 4-3
- !== 4-2, 4-3, 4-4, 4-8
- === 4-2, 4-3, 4-4, 4-8
- ? : 4-2, 4-4
- { } 4-2, 4-3, 4-16
- and real numbers** 3-18
- arithmetic** 4-2, 4-5 to 4-6
- binary** 2-2, 4-4
- bit-wise** 4-3, 4-11 to 4-12
- bit-wise AND** 4-2
- bit-wise equivalence** 4-2
- bit-wise exclusive OR** 4-2
- bit-wise inclusive OR** 4-2
- bit-wise negation** 4-2
- case equality** 4-2, 4-3
- case inequality** 4-2
- concatenate** 4-3
- concatenation** 4-2, 4-16
- conditional** 4-2, 4-15 to 4-16
- definition** 2-1
- equality** 4-8 to 4-9
- left shift** 4-2
- left shift operator** 4-15
- logical** 4-9
- logical AND** 4-2

- operators, (continued)**
  - logical equality** 4-2
  - logical inequality** 4-2
  - logical negation** 4-2
  - logical OR** 4-2
  - modulus** 4-2
  - reduction** 4-3, 4-12 to 4-14
  - reduction AND** 4-2
  - reduction NAND** 4-2
  - reduction NOR** 4-2
  - reduction OR** 4-2
  - reduction XNOR** 4-2
  - reduction XOR** 4-2
  - relational** 4-2, 4-7
  - right shift** 4-2
  - right shift operator** 4-15
  - shift** 4-3, 4-15
  - ternary** 2-2
  - unary** 2-2
  - /** 4-2, 4-4
- optimization**
  - of processing stimulus patterns** 21-43
- optimizing code** 27-9
  - +speedup** 24-21
- optional arguments of system tasks** 13-38
- options**
  - invoking on command line** 24-2
  - predefined standard** 24-4 to 24-11
  - specifying on command line** 24-2
- or gate** 6-6 to 6-7
- order of library scan** 24-16
- output**
  - port declaration** 12-15
  - to files** 21-14 to 21-17
- overhead** 27-11
  - in simulation** 27-2
- overriding global module path pulse control** 13-35 to 13-36
- overriding module parameter values**
  - 12-6 to 12-9
  - assigning values in-line within module instances** 12-8 to 12-9
  - defparam** 12-7 to 12-9

## **P**

- P**
  - in state table** 7-15, 7-21
- parallel block statement**
  - finish time** 8-39
  - fork-join** 8-35
  - start time** 8-39
  - syntax** 8-38
- parallel connection** 13-11 to 13-14
- parameter**
  - keyword for module parameters** 13-3
  - module type** 3-19
  - syntax** 3-19
- parentheses**
  - and changing operator precedence** 4-5
- part-select**
  - and macro module instances** 12-11
  - and vector ports** 12-14
  - of vector net or register** 4-18
  - references of real numbers** 3-18
  - syntax** 4-18
- path delay mode** 17-3
- path delays**
  - combining types** 14-10
  - multiple** 14-9 to 14-14
  - scheduling** 14-16
- PATHPULSES** 13-35 to 13-36
- performance** 27-1 to 27-2, 27-9 to 27-27
  - accelerated primitives** 27-12
  - accelerating behavioral code** 24-21
  - aliases** 27-20
  - Behavior Profiler to find problems** 27-15
  - cache thrashing** 27-24
  - capturing simulation data** 27-26
  - clock generators** 27-14
  - coding tricks** 27-16
  - compilation** 27-27
  - debugging style** 27-25
  - establishing a metric** 27-10
  - estimating model speed** 27-9
  - event controls** 27-19
  - hardware** 27-22
  - keeping primitives accelerated** 27-12

## P

### performance, (continued)

- level-sensitive behavior
  - modeling 27-21
- measuring code 27-9
- memory limitations 27-22
- model simplification 27-24
- modeling level 27-10
- optimizing code 27-9
- overhead due to switching algorithms 27-11
- reducing executed code 27-24
- UDPs 27-19

### personality

- memory 22-3
- of logic array 22-4 to 22-7

### PLA devices 22-1 to 22-24

- array logic types 22-3
- array types 22-3
- list of system tasks 22-2
- logic array personality declaration 22-4
- logic array personality formats 22-4 to 22-7
- logic array personality loading 22-4
- syntax of system tasks 22-2

### plane

- format 22-5
- in programmable logic arrays 22-3

### PLI interface routines

- mc\_scan\_plusargs 24-25 to 24-26

### plus options 24-11 to 24-24

- +autonaming 12-29, 24-11
- +autoprotect 20-5 to 20-7, 20-12, 24-11
- +bpi\_profile 24-12
- +caxl 24-12
- +define+
  - and 'define 24-13, 24-50
  - and empty macros 24-49
  - and library search paths 25-3
  - and macro strings 24-12
- +delay\_mode\_distributed 24-14
- +delay\_mode\_path 24-14
- +delay\_mode\_unit 24-14

- +delay\_mode\_zero 24-14
- +err\_line\_length+ 24-15
- +incdir+ 24-15
- +libext 25-9 to 25-11
- +libext+ 24-15
- +libnonamehide 25-22 to 25-23
- +liborder 24-16, 25-13 to 25-15
- +librescan 24-16, 25-15 to 25-16
- +libverbose 24-16, 25-15, 25-26
- +maxdelays 4-23, 6-38, 13-20, 24-17
- +max\_error\_count 24-17
- +mindelays 4-23, 6-38, 13-20, 24-17
- +noaccerr 24-18
- +nolibcell 24-18
- +notimingchecks 13-52
- +no\_charge\_decay 24-18
- +no\_cond\_event\_error 24-18
- +no\_notifier 24-19
- +no\_pulse\_msg 13-34, 24-19
- +pre\_16a\_paths 14-15, 24-20
- +protect 20-3 to 20-5, 20-12, 20-18 to 20-19, 24-20
- +pulse\_e/n 13-33, 24-21
- +pulse\_r/m 13-33 to 13-35, 24-21
- +rswrctostr or +rsw\_rc\_to\_str 24-21
- +rsw\_opt\_stack 24-21
- +speedup 24-21, 27-24
- +switchres or +switch\_res 24-23, 28-27
- +switchxl 24-23, 28-7
- +sxl\_keep\_all 24-23
- +sxl\_keep\_declared 24-24
- +sxl\_keep\_minimum 24-24
- +sxl\_unidirect 24-23, 28-19
- +typdelays 4-23, 6-38, 13-20, 24-24
- no error checking 24-26
- predefined 24-11 to 24-24
- specifying on command line 24-2
- testing 24-25 to 24-26
- user-defined 24-2, 24-24 to 24-26

### plus plus sign(++)

- to specify null extensions 25-10

### plus sign(+)

- arithmetic addition operator 4-2, 4-4
- separator for +libext arguments 25-9

### pmos 6-10 to 6-12

### polarity 13-26 to 13-27

- negative 13-26
- positive 13-26 to 13-27
- unknown 13-26

*P, (continued)*

**port** 12-14 to 12-22

**collapsing** 12-18

**connecting**

**by name** 12-16 to 12-17

**by position with ordered list** 12-15

**in macro modules** 12-21

**rules for** 12-19 to 12-20

**declaration** 12-15

**definition** 12-14

**inter-module connections** 12-19

**module** 12-5

**of user-defined primitives** 7-5

**rules for collapsing** 12-19 to 12-20

**posedge** 13-55

**power supplies**

**modeled by supply nets** 3-13

**precedence**

**binary operators** 4-4

**equality operators** 4-8

**logical operators** 4-9

**relational operators** 4-8

**predefined plus options** 24-11 to 24-24

**+autoprotect** 24-11

**+bpi\_profile** 24-12

**+caxl** 24-12

**+define+**

**and 'define** 24-13, 24-50

**and empty macros** 24-49

**and library search paths** 25-3

**and macro strings** 24-12

**+delay\_mode\_distributed** 24-14

**+delay\_mode\_path** 24-14

**+delay\_mode\_unit** 24-14

**+delay\_mode\_zero** 24-14

**+err\_line\_length+** 24-15

**+incdir** 24-56

**+incdir+** 24-15

**+libext** 25-9 to 25-11

**+libext+** 24-15

**+libnonamehide** 24-16, 25-22 to 25-23

**+liborder** 24-16, 25-13 to 25-15

**+librescan** 24-16, 25-15 to 25-16

**+libverbose** 24-16, 25-26

**+maxdelays** 4-23, 6-38, 24-17

**+max\_error\_count** 24-17

**+mindelays** 4-23, 6-38, 24-17

**+nolibcell** 24-18

**predefined plus options, (continued)**

**+no\_charge\_decay** 24-18

**+no\_cond\_event\_error** 24-18

**+no\_notifier** 24-19

**+no\_pulse\_msg** 13-34, 24-19

**+pre\_16a\_paths** 14-15, 24-20

**+protect** 24-20

**+pulse\_e/n** 24-21

**+pulse\_r/m** 24-21

**+rswrctostr or +rsw\_rc\_to\_str** 24-21

**+rsw\_opt\_stack** 24-21

**+speedup** 24-21, 27-24

**+switchres or +switch\_res** 24-23, 28-27

**+switchxl** 24-23, 28-7

**+sxl\_keep\_all** 24-23

**+sxl\_keep\_declared** 24-24

**+sxl\_keep\_minimum** 24-24

**+sxl\_unidirect** 24-23, 28-19

**+typdelays** 4-23, 6-38, 24-24

**predefined standard options** 24-4 to 24-11

**-a** 24-4

**-d** 24-4

**-f** 24-4

**-i** 24-6

**-k** 24-7

**-l** 24-7

**-q** 24-7

**-r** 24-8

**-s** 24-8

**specifying on command line** 24-2

**-t** 24-8

**-u** 24-8

**-v** 24-9

**-w** 24-9

**-x** 24-9

**-y** 24-10

**primitive instance identifier** 6-6

**primitive keyword** 7-4

**printing command history** 21-23 to 21-24

**probabilistic distribution functions**

23-5 to 23-6

**\$dist\_chi\_square** 23-5

**\$dist\_erlang** 23-5

**\$dist\_exponential** 23-5

**\$dist\_normal** 23-5

**\$dist\_poisson** 23-5

**\$dist\_t** 23-5

**\$dist\_uniform** 23-5

*P, (continued)*

**procedural assignment** 8-3 to 8-4  
    **and integers** 3-16  
    **and time variables** 3-16  
    **blocking** 8-4  
    **non-blocking** 8-4 to 8-11  
    **versus continuous assignment** 5-9

**procedural continuous assignments**  
    11-1 to 11-4  
    **assign** 11-2 to 11-3  
    **deassign** 11-2 to 11-3  
    **definition** 11-1  
    **force** 11-3 to 11-4  
    **precedence** 11-3  
    **release** 11-3 to 11-4  
    **syntax** 11-1

**procedural statements**  
    **in behavioral models** 8-1

**procedural timing controls** 8-25 to 8-34  
    **delay control** 8-26 to 8-27  
    **event control** 8-25  
    **fork-join block** 8-39  
    **intra-assignment timing controls**  
        8-30 to 8-34  
    **zero-delay control** 8-26

**procedure**  
    **always statement** 8-41  
    **function** 8-41  
    **initial statement** 8-41  
    **task** 8-41

**programmable logic arrays** 22-1 to 22-24  
    **list of system tasks** 22-2  
    **logic types** 22-3  
    **personality**  
        **declaration** 22-4  
        **formats** 22-4 to 22-7  
        **loading** 22-4  
    **syntax of system tasks** 22-2  
    **types** 22-3

**propagation delay**  
    **for gates and nets** 6-35  
    **in logic gate syntax** 6-5

**protection**  
    **of data in memory** 21-56

**Pu**  
    **pull drive in strength format** 21-9

**pull0** 6-5  
**pull1** 6-5  
**pulldown source** 6-14  
**pullup source** 6-14

**Q**

**qualified paths** 13-28 to 13-33  
    **edge-sensitive** 13-30 to 13-33  
    **level-sensitive** 13-28 to 13-30

**queue management** 23-1 to 23-4  
    **\$q\_add** 23-1, 23-2  
    **\$q\_exam** 23-1, 23-3  
    **\$q\_full** 23-1, 23-2  
    **\$q\_initialize** 23-1  
    **\$q\_remove** 23-1, 23-2  
    **queueing tasks and \$restart** 23-4  
    **queueing tasks and \$save** 23-4  
    **status codes** 23-3  
    **status parameters** 23-4

**queueing models** 23-1

**quiet option** 24-7

**R**

**r**  
    **in state table** 7-15, 7-21

**race condition** 8-31, 27-8

**random access memory(RAM)**  
    **modeled by register arrays** 3-14

**random number generator** 21-19, 23-5

**range**  
    **syntax** 3-5

**rcmos** 6-13

**reading input commands from a file** 21-25

**read-only memory(ROM)**  
    **modeled by register arrays** 3-14

**real numbers** 3-17 to 3-18, 21-55  
    **and operators** 3-18  
    **conversion to integers** 3-18  
    **format specifications used with** 21-5  
    **in port connections** 12-18

## **R**

**operators with real number operands** 4-3  
    **specifying** 3-17  
    **syntax** 3-17

**recursive -f options** 24-4

**recursive task calls** 9-7

**reducing pessimism** 7-17 to 7-18, 8-18

**reduction operators** 4-12 to 4-14

**&** 4-2, 4-12

**^** 4-12

**|** 4-12

**~&** 4-2

**exclusive OR** 4-12

**inclusive OR** 4-2, 4-12

**syntax restrictions** 4-14

**unary AND** 4-2, 4-12

**unary NAND** 4-2, 4-13

**unary NOR** 4-2, 4-13

**XNOR** 4-2

**XOR** 4-2

**redundancy**

**in user-defined primitive state tables**  
        7-14

**re-execute** 26-3, 26-4

**reference\_event** 13-39

**registers** 3-2 to 3-5

**and level-sensitive sequential UDPs**  
        7-8

**declaration syntax** 3-14

**for modeling memories** 3-14

**notifier** 13-55

**syntax** 3-3 to 3-4

**used in procedural assignments** 5-10

**relational operators** 4-2, 4-7

**<** 4-7

**>** 4-7

**<=** 4-7

**>=** 4-7

**and unknown bit values** 4-8

**precedence** 4-8

**release keyword** 11-3 to 11-4

**repeat event control** 8-32 to 8-34

**repeat loop**

**syntax** 8-21

**repetition multiplier** 4-16

**replaying a simulation run** 26-5

**reporting**

**non-xl structures** 27-5 to 27-6

**resistive devices**

**modeled with tri0 and tri1 nets** 3-13

**resolving modules and UDPs** 25-9, 25-10,  
    25-11 to 25-16, 25-26

**restart file option** 21-23

**and -c** 24-4

**and compile only option** 24-4

**and interactive recovery** 26-5

**syntax** 24-8

**restarting**

**from command line** 21-23

**from full save** 21-21

**from incremental save** 21-22

**the simulator** 21-21 to 21-23

**restrictions on data types**

**in continuous assignments** 5-1, 5-10,  
        12-19

**in port collapsing** 12-18 to 12-19

**in procedural assignments** 5-1, 5-10,  
        8-3

**when connecting ports** 12-19

**restrictions on interactive commands**

    26-2

**right shift operator** 4-2, 4-15

**rise delay** 6-35, 6-37

**rnmos** 6-10 to 6-12

**rpmos** 6-10 to 6-12

**rs\_debug keyword** 28-84

**rtran** 6-12

**rtranif0** 6-12

**rtranif1** 6-12

**rules**

**for describing module paths** 13-14

**running XL** 27-2 to 27-3

## S

### s

- in string display format** 21-11
- saving simulation data** 21-21 to 21-23
  - limitations** 21-23
- scalared keyword** 3-5
- scalars**
  - compared to vectors** 3-5
  - scalar nets and driving strength of continuous assignment** 5-9
- scanning libraries** 24-16
- scheduling path delays** 14-16
- scientific notation** 3-17
- scope**
  - and hierarchical names** 12-22
  - rules** 12-31 to 12-33
- SDPDs** 14-1 to 14-18
  - and multiple path delays** 14-9
  - as unconditional delays** 14-15
  - combined with other delays** 14-10
  - effects of unknowns** 14-11
  - internal logic effects** 14-13
  - PLI back annotation** 14-18
  - scheduling** 14-16
  - simulating as unconditional paths** 24-32
  - Veritime considerations** 14-17
- SDPDs and distributed delays** 14-15
- seed** 23-5
- self-determined expression** 4-25
- sequential block statement** 8-35 to 8-37
  - finish time** 8-39
  - start time** 8-39
  - syntax** 8-35
- sequential UDP initialization** 7-10 to 7-13
- sequential UDPs**
  - input and output fields in state table** 7-6
- set of values (0, 1, x, z)** 3-1
- setting**
  - foci** 26-8 to 26-12
  - trace** 26-16
- setup\_limit** 13-39
- shift operators** 4-15
  - <<** 4-15
  - >>** 4-15
- showing**
  - breakpoints** 26-28
  - foci** 26-12
- simulating module path delays**
  - one path output driving another** 13-22 to 13-23
  - propagating strength changes on paths** 13-23
  - when driving wired logic** 13-24 to 13-25
- simulation**
  - capturing data** 27-26
  - command line** 24-1
  - event-driven** 7-20
  - going back with incremental restart** 21-22
  - list of activities** 27-1
  - overhead** 27-2
  - response** 27-1
  - simulation time and timing controls** 8-25
  - stimulus** 27-1
  - time** 21-17 to 21-18
- size of displayed data** 21-6 to 21-7
- sized numbers** 2-2
- Sm**
  - small capacitor in strength format** 21-9
- source**
  - pulldown** 6-14
  - pullup** 6-14
- source description file** 24-1
- source protection** 19-7, 20-1 to 20-19
  - accessing protected information** 20-8 to 20-12
  - affect on libraries** 20-12
  - affect on simulation** 20-8 to 20-12
  - displaying hierarchical path names** 20-13 to 20-16
  - effect of timing checks** 20-16
  - error messages** 20-16
  - file extensions** 20-4

## S

**source protection, (continued)**  
  **protecting all modules and UDPs in a source description** 20-5 to 20-7  
  **protecting data in memory** 20-17  
  **protecting selected regions** 20-1 to 20-5

**specify block** 13-1 to 13-63

**specify block system tasks**

**\$hold** 13-41  
  **\$nochange** 13-51 to 13-52  
  **\$period** 13-44  
  **\$recovery** 13-47  
  **\$setup** 13-40  
  **\$setuphold** 13-48  
  **\$skew** 13-45  
  **\$width** 13-42

**specify parameter** 13-3 to 13-4

**specify parameters**

**as run time constant in specify block** 13-2

**specifying transition delays on module**

**paths** 13-17 to 13-21  
  **assigning one value** 13-17  
  **assigning six values** 13-19  
  **assigning three values** 13-18  
  **assigning two values** 13-18  
  **x transitions** 13-20 to 13-21

**specparam** 13-3 to 13-4

**syntax** 13-3  
  **versus module parameter** 13-4

## St

**strong drive in strength format** 21-9

**stack optimization** 28-79

**standard output** 21-14

**start time**

**in parallel block statements** 8-39  
  **in sequential block statements** 8-39

**start\_edge\_offset** 13-39

**state dependent path delays** 14-1 to 14-18

**state dependent path delays and distributed delays** 14-15

**status**

**of expanded nets** 21-29  
  **of module ports** 21-29  
  **of variables** 21-28 to 21-29

**step** 26-3

**stepping** 26-12 to 26-17  
  **in time** 26-14, 26-15

**stochastic analysis** 23-1 to 23-6

**probabilistic distribution functions** 23-5 to 23-6

**queue management** 23-1 to 23-4

**stop option** 24-8

**strength** 6-4 to 6-5

**ambiguous** 6-20 to 6-32

**and logic conflicts** 3-8

**and MOS gates** 6-33

**and scalar net variables** 3-1

**charge storage** 6-18

**driving** 6-17

**gates that accept specifications** 6-4

**of combined signals** 6-18 to 6-32

**on trireg nets** 3-9

**range of possible values** 6-21

**reduction by non-resistive devices** 6-33

**reduction by resistive devices** 6-33

**reduction table** 6-33

**scale of strengths** 6-18

**supply net** 6-34

**trace messages** 6-33

**tri0** 6-34

**tri1** 6-34

**trireg** 6-34

**strength display format** 21-9 to 21-11

**high impedance** 21-9

**large capacitor** 21-9

**logic value 0,1,H,L,X,Z** 21-9

**medium capacitor** 21-9

**pull drive** 21-9

**small capacitor** 21-9

**strong drive** 21-9

**supply drive** 21-9

**weak drive** 21-9

## *S, (continued)*

**strings** 2-5 to 2-7, 4-19 to 4-22

**and specifying file name arguments**  
        21-1

**definition** 2-5

**display format** 21-4, 21-11

**in vector variables** 4-20

**manipulation** 2-6

**operations** 4-20

**padding** 2-6

**special characters** 2-7

**value padding** 4-20 to 4-21

**variable declaration** 2-5

**strobed monitoring** 21-12

**strong0** 6-5

**strong1** 6-5

**structured procedure** 8-41 to 8-45

**always statement** 8-41

**function** 8-41

**initial statement** 8-41

**task** 8-41

## **Su**

**supply drive in strength format** 21-9

**supply net strength** 6-34

**supply nets** 3-13

**supply0** 6-5

**supply1** 6-5

## **Switch XL**

**conversion of channel delay to turn  
    on/turn off delay** 28-16

## **switches**

**MOS** 6-10 to 6-12

**switch-level simulation** 28-1 to 28-98

**algorithms** 28-1 to 28-98

**algorithms' major features** 28-4

**networks** 28-2

**Switch-RC** 28-35 to 28-98

**algorithm** 28-35, B-1 to B-23

**boundaries** 28-73 to 28-77

**continuous assignments** 28-75

**fanins** 28-73

**fanouts** 28-77

**logic gates** 28-73

**signal transition slopes** 28-98

**switches** 28-76

**cdiff statement** 28-54

**cgo statement** 28-53

**charge decay, default** 28-72

**charge decay, DRM** 28-72

**controllable behavior** 28-71

**cox statement** 28-52

**debugging** 28-81 to 28-97

**dc setting for \$rs\_trace\_net task**  
        28-89

**escape sequences %n and %v** 28-81

**event setting for \$rs\_trace\_net  
    task** 28-88

**spike setting for \$rs\_trace\_net task**  
        28-93

**tau setting for \$rs\_trace\_net task**  
        28-91

**tau2 setting for \$rs\_trace\_net task**  
        28-93

**the \$options task** 28-83

**the \$rs\_get\_net task** 28-97

**the \$rs\_showpaths task** 28-95

**the \$rs\_trace\_net task** 28-85

**the \$rs\_untrace\_net task** 28-85

**default statement** 28-43

**defining technologies** 28-42 to 28-59

**example** 28-58

**deltal statement** 28-53

**deltaw statement** 28-53

**design description** 28-41

**differences from Verilog-XL** 28-98

**example netlists** 28-67

**force statement** 28-98

**highthresh statement** 28-44

**how the algorithm works**  
    28-35 to 28-40

**invoking globally** 28-7

**ldiff statement** 28-53

**licensed separately** 28-1

**limitations** 28-40

**lowthresh statement** 28-43

**mapcap statement** 28-49

**charging\_strength** 28-50

**default** 28-51

**examples** 28-51

**map\_capacitance** 28-50

**methodology** 28-51

**mapres statement** 28-47

**default** 28-49

**driving\_strength** 28-48

**examples** 28-49

## S

### Switch-RC, *(continued)*

- map\_resistance** 28-48
- methodology** 28-48
- modes** 28-71
  - and charge decay** 28-72
- name statement** 28-43
- net behavior** 28-65
- net instantiation** 28-64
  - examples** 28-66
- net model** 28-37
- network model** 28-40
- overriding delays** 28-78
  - with net delays** 28-78
  - with unit delays** 28-79
  - with zero delays** 28-79
- PLI** 28-98
- release statement** 28-98
- resistance statement** 28-44
  - context** 28-45
  - defaults** 28-47
  - examples** 28-46
  - length** 28-45
  - switch\_resistance** 28-46
  - type** 28-44
  - width** 28-45
- stack optimization** 28-79
- switch capacitance**
  - and logic gates** 28-57
  - calculations** 28-55
  - parameters** 28-52
- switch instantiation** 28-59
  - examples** 28-63
  - types** 28-62
- switch model** 28-35
- technologies** 28-42 to 28-59
- technology characterization**
  - C-1 to C-48
- VCL** 28-98
- wired logic** 28-98
- xa statement** 28-54

### Switch-XL 28-16 to 28-33

- default charge and drive strength**

- 28-29

- enabling** 28-7
- net removal** 28-20
- optimization** 28-20 to 28-26
- purpose** 28-5
- strength mapping** 28-31
- strength reduction** 28-30

### Switch-XL algorithm 28-16 to 28-33

### Switch-XL strength model 28-26 to 28-33

### switch\_resistance parameter 28-46

### symbolic debugging 26-1 to 26-5

- and hierarchical name referencing**
  - 12-25

### synchronous arrays 22-3

### syntax

- \$compare** 21-49
- \$countdrivers** 21-30
- \$db\_breakaftertime** 26-22
- \$db\_breakatline** 26-21
- \$db\_breakbeforetime** 26-22
- \$db\_breakonceatline** 26-21
- \$db\_breakonceonnegedge** 26-25
- \$db\_breakoncewhen** 26-23
- \$db\_breakonnegedge** 26-25
- \$db\_breakonposedge** 26-24
- \$db\_breakwhen** 26-23
- \$db\_cleartrace** 26-17
- \$db\_deletebreak** 26-26
- \$db\_deletefocus** 26-9
- \$db\_disablebreak** 26-27
- \$db\_disablefocus** 26-11
- \$db\_enablebreak** 26-26
- \$db\_enablefocus** 26-10
- \$db\_help** 26-6
- \$db\_setfocus** 26-9
- \$db\_settrace** 26-16
- \$db\_showbreak** 26-28
- \$db\_showfocus** 26-12
- \$db\_step** 26-14
- \$db\_steptime** 26-15
- \$disable\_warnings** 21-38
- \$display** 21-1
- \$dist\_chi\_square** 23-5
- \$dist\_erlang** 23-5
- \$dist\_exponential** 23-5
- \$dist\_normal** 23-5
- \$dist\_poisson** 23-5
- \$dist\_t** 23-5

## S

**syntax, (continued)**

- Sdist\_uniform** 23-5
- Senable\_warnings** 21-40
- Sfclose** 21-14
- Sfdisplay** 21-14
- Sfinish** 21-18
- Sfmonitor** 21-14
- Sfopen** 21-14
- Sfstrobe** 21-14
- Sfwrite** 21-14
- Sgetpattern** 21-43
- Shistory** 21-23
- Sincpattern\_read** 21-47
- Sincpattern\_write** 21-45
- Sincsava** 21-21
- Skeepcommands** 21-34
- Skey** 21-26
- Slist** 21-34, 21-35
- Slistcounts** 21-35
- Slist\_forces** 21-36
- Slog** 21-25
- Smonitor** 21-12
- Smonitoroff** 21-12
- Smonitoron** 21-12
- Snochange** 13-51
- Snokey** 21-26
- Snolog** 21-25
- Soptions** 28-83
- Sq\_add** 23-1
- Sq\_exam** 23-1
- Sq\_full** 23-1
- Sq\_initialize** 23-1
- Sq\_remove** 23-1
- Srandom** 21-19
- Sreadmemb** 21-41
- Sreadmemh** 21-41
- Srecovery** 13-47
- Sreportprofile** 21-59
- Sreset** 21-61
- Srestart** 21-21
- Ssave** 21-21
- Sscope** 21-27
- Ssetup** 13-40
- Ssetuphold** 13-49
- Sshowallinstances** 21-27
- Sshowexpandednets** 21-29
- Sshowmodes** 21-34
- Sshownonxl** 27-6
- Sshowportsnotcollapsed** 21-29

- Sshowscopes** 21-27
- Sshowvariables** 21-28
- Sshowvars** 21-28
- Sstartprofile** 21-58
- Sstime** 21-17
- Sstop** 21-18
- Sstopprofile** 21-59
- Sstrobe** 21-12
- Sstrobe\_compare** 21-51
- Sstest\$plusargs** 24-25
- Sstime** 21-17
- Swidth** 13-42
- Swrite** 21-1
- 'default\_nettype** 6-15
- +define+** 24-12
- +libext+** 24-15
- always** 8-43
- assign** 11-1
- behavioral statements** A-8 to A-9
- case statement** 8-16
- conditional operator** 4-15
- conditional statement** 8-11
- conditioned event** 13-60
- continuous assignment** 5-2
- deassign** 11-1
- declarations** A-5 to A-6
- declaring events** 8-28
- delay control** 8-26
- disable statement** 10-1
- edge control specifiers** 13-54
- edge-sensitive paths** 13-30
- errors and <-** 24-40
- event control** 8-27
- event triggering statement** 8-29
- expressions** A-13 to A-15
- for addressing memory** 4-18
- for enabling tasks** 9-4
- for loop** 8-21
- force** 11-1
- forever loop** 8-21
- formal definition** A-1 to A-17
- function** 9-3, 9-8
- function call** 9-9
- general** A-15
- hold** 13-41
- i option** 24-6
- if-else-if statement** 8-14
- initial statement** 8-42
- integer declaration** 3-16
- interactive commands** 26-3
- k option** 24-7

## S

**syntax**, (*continued*)

- l option** 24-7
- level-sensitive paths** 13-28
- logic gates** 6-3 to 6-6
- macro module** 12-11
- mc\_scan\_plusargs** 24-25
- memory declaration** 3-14
- module** 12-2
- module instantiation** 12-3, A-7
- module parameter** 3-19
- module path delay assignment** 13-16
- module path description** 13-10
- net declaration** 3-3 to 3-4
- parallel block statement** 8-38
- part-select** 4-18
- PATHPULSE\$** 13-35
- period** 13-44
- port**
  - declaration** 12-15
  - definition** 12-14
- primitive instances** A-6
- procedural continuous assignments**
  - 11-1
- r option** 24-8
- range** 3-5
- real numbers** 3-17
- register declaration** 3-3 to 3-4, 3-14
- release** 11-1
- repeat loop** 8-21
- SDPD** 14-2
- sequential block statement** 8-35
- skew** 13-46
- source text** A-2 to A-4
- specify block** 13-2
- specify parameter** 13-3
- specify section** A-10 to A-12
- specparam** 13-3
- state dependent path delays** 14-2
- switch-level modeling** A-16
- Switch-RC net instantiation** 28-64
- Switch-RC switch instantiation** 28-59
- Switch-XL strength model**
  - 28-27 to 28-28
- task** 9-3
- text macro**
  - definitions** 2-9
  - usage** 2-9
- time variable declaration** 3-16
- UDPs** 7-3 to 7-4

- user-defined primitives** 7-3 to 7-4

- v option** 24-9

- wait statement** 8-29

- while loop** 8-21

- y option** 24-10

- system tasks** 21-1 to 21-69

- effect of source protection**

- 20-8 to 20-12

- file name arguments** 21-1

- for changing base in formatted output**

- 21-17

- for continuous monitoring** 21-12 to

- 21-13

- for displaying information** 21-1 to

- 21-11

- for displaying the delay mode** 21-34

- for fetching simulation time**

- 21-17 to 21-18

- for generating key files** 21-26 to 21-27

- for generating random numbers** 21-19

- for interrupting the simulator**

- 21-18 to 21-19

- for loading memories from text files**

- 21-41 to 21-43

- for printing command history**

- 21-23 to 21-24

- for processing stimulus patterns faster**

- 21-43

- for producing an interactive source**

- listing** 21-34 to 21-38

- for reading input commands from a file**

- 21-25

- for resetting Verilog-XL** 21-59 to 21-69

- for restarting the simulator**

- 21-21 to 21-23

- for running the behavior profiler**

- 21-58 to 21-59

- for saving simulation data**

- 21-21 to 21-23

- for showing hierarchy** 21-27

- for showing module port status** 21-29

- for showing number of drivers**

- 21-30 to 21-31

- for showing status of expanded nets**

- 21-29

- for showing variable status**

- 21-28 to 21-29

- for storing interactive commands**

- 21-34

## S

### **syntax, (continued)**

- for writing formatted output to files**  
21-14 to 21-17
- generating a checkpoint in the value change dump file** 19-5
- limiting the size of the value change dump file** 19-5
- list of formatted output system tasks**  
21-17
- reading the value change dump file during a simulation** 19-6
- resuming the dump into the value change dump file** 19-4 to 19-5
- showing the timescale of a module**  
16-10 to 16-11
- specifying how %t reports time information** 16-11 to 16-14
- specifying the name of the value change dump file** 19-3
- specifying the time unit of delays entered interactively**  
16-11 to 16-14
- specifying the variables to be dumped in the value change dump file**  
19-3 to 19-4
- stopping the dump into the value change dump file** 19-4 to 19-5
- system tasks' optional arguments** 13-38

## T

### **t**

- timescale format** 16-10, 21-6, 21-56
- tab character** 2-7
- table keyword** 7-5
- tasks** 9-1 to 9-11
  - and hierarchical names** 12-22
  - and scope** 12-31
  - as structured procedures** 8-41
  - definition** 8-41
  - disabling within a nested chain** 10-1
  - enabling** 9-2 to 9-4, 9-7
  - passing parameters** 9-4 to 9-5
  - purpose** 9-2
  - syntax** 9-3
    - for enabling** 9-4

### **technology characterization for Switch-RC** C-1 to C-48

### **terminal**

- in logic gate syntax** 6-6
- module** 12-5

### **ternary operators**

- ?:** 4-4

### **text macro substitutions** 2-9 to 2-10

- and 'define** 24-30
- and 'undef** 24-35
- and +define+** 24-12
- definition syntax** 2-9
- in interactive mode** 2-9
- redefinition** 2-10
- usage syntax** 2-9

### **threshold** 13-39

### **time** 21-17 to 21-18

- and incremental restart** 21-22
- arithmetic operations performed on time variables** 3-17
- simulation** 8-25
- variables** 3-16

### **time precision** 16-2

### **time unit** 16-2

### **timescales** 16-1 to 16-18, 21-55

### **timing checks** 13-37 to 13-61

- \$hold** 13-41
- \$nochange** 13-51 to 13-52
- \$period** 13-44
- \$recovery** 13-47
- \$setup** 13-40
- \$setuphold** 13-48
- \$skew** 13-45
- \$width** 13-42
- and detecting simultaneous input transitions** 7-20
- arguments** 13-39
- data\_event** 13-38, 13-39
- disabling** 13-52
- end\_edge\_offset** 13-38, 13-39
- hold\_limit** 13-38, 13-39

## T

**timing checks, (continued)**  
  **in behavioral descriptions** 13-61 to 13-63  
  **limit** 13-38, 13-39  
  **list of system tasks** 13-38  
  **notifier** 13-38, 13-39  
  **reference\_event** 13-38, 13-39  
  **setup\_limit** 13-38, 13-39  
  **start\_edge\_offset** 13-38, 13-39  
  **threshold** 13-38, 13-39

**timing violation messages** 13-52

**top-level module** 12-3, 25-1

**trace**  
  **\$cleartrace** 21-20  
  **\$settrace** 12-12, 21-20  
  **and acceleration** 27-8  
  **option** 24-8  
  **single step** 12-12

**trace-step** 26-3

**tracing** 26-14

**tran** 6-12

**tranif0** 6-12

**tranif1** 6-12

**transistors** 6-12

**transitions**  
  **01** 7-9  
  **order for module path delay assignment** 13-19  
  **unspecified** 7-10

**tree structure**  
  **of hierarchical names** 12-22

**tri nets** 3-8 to 3-13

**trireg**  
  **and charge storage strength** 6-18  
  **vectored keyword inapplicable** 3-6, 3-9

**turn on/turn off delay timing model** 28-16

**turn-off delay** 6-37

## types of nets

**supply nets** 3-13  
**tri nets** 3-8, 6-34  
**tri0** 3-13, 6-34  
**tri1** 3-13, 6-34  
**triand** 3-8  
**trior** 3-8  
**trireg** 3-9, 6-34, 21-10  
**wire** 3-8  
**wired AND** 3-8  
**wired logic** 6-30  
**wired OR** 3-8

## U

**UDPs** 7-1 to 7-24  
  - **in state table** 7-21  
  \* **in state table** 7-21  
  ? **in state table** 7-21  
  \* **symbol** 7-15  
  (??) **in state table** 7-21  
  (01) **in state table** 7-21  
  (0x) **in state table** 7-21  
  (10) **in state table** 7-21  
  (1x) **in state table** 7-21  
  (vw) **in state table** 7-21  
  (x1) **in state table** 7-21  
  **0** **in state table** 7-21  
  **1** **in state table** 7-21  
  **and memory considerations** 7-2  
  **and performance** 7-1  
  **b** **in state table** 7-21  
  **b** **symbol** 7-15  
  **combinational UDPs** 7-6 to 7-8  
  **compilation** 7-14  
  **definition** 7-4 to 7-6  
  **edge-sensitive UDPs** 7-9 to 7-10  
  **f** **in state table** 7-21  
  **f** **symbol** 7-15  
  **instances** 7-14  
  **level-sensitive dominance** 7-19, 7-19  
  **level-sensitive sequential UDPs**  
    7-8 to 7-9  
  **mixing level- and edge-sensitive descriptions** 7-16 to 7-17  
  **n** **in state table** 7-21  
  **n** **symbol** 7-15  
  **p** **in state table** 7-21  
  **p** **symbol** 7-15  
  **performance** 27-19  
  **ports** 7-5

## U

### UDPs, (continued)

- processing simultaneous input changes** 7-19
- r in state table** 7-21
- r symbol** 7-15
- reducing pessimism** 7-17 to 7-18
- state table** 7-5 to 7-6
- summary of symbols in state table** 7-21
- syntax** 7-3 to 7-4
- table of memory requirements** 7-2
- x in state table** 7-21

### ULM 24-1

### unary operators

- !** 4-9
- &** 4-12
- ^** 4-12
- |** 4-12
- ~** 4-11
- <<** 4-15
- >>** 4-15

### unconnected port 12-5

### underline character 2-4

### unit delay mode 17-2, 28-79

### unknown logic value

- and numbers** 2-4
- display formats** 21-8
- effect in different bases** 2-4
- in state table** 7-6, 7-10, 7-21
- symbolic representation** 3-1

### unsized numbers 2-3

### unspecified transitions 7-10

### upper case option 24-8

### upwards name referencing 12-27 to 12-33

### user-defined options 24-24 to 24-26

- no error checking** 24-26
- specifying on command line** 24-2
- testing** 24-25 to 24-26

### user-defined primitives 7-1 to 7-24

- in state table** 7-21
- \* in state table** 7-21
- ? in state table** 7-21
- \* symbol** 7-15
- (??) in state table** 7-21
- (01) in state table** 7-21
- (0x) in state table** 7-21
- (10) in state table** 7-21
- (1x) in state table** 7-21
- (vw) in state table** 7-21
- (x1) in state table** 7-21
- 0 in state table** 7-21
- 1 in state table** 7-21
- and memory considerations** 7-2
- and performance** 7-1
- b in state table** 7-21
- b symbol** 7-15
- combinational** 7-6 to 7-8
- compilation** 7-14
- definition** 7-4 to 7-6
- edge-sensitive** 7-9 to 7-10
- f in state table** 7-21
- f symbol** 7-15
- instances** 7-14
- level-sensitive dominance** 7-19
- level-sensitive sequential** 7-8 to 7-9
- mixing level- and edge-sensitive descriptions** 7-16 to 7-17
- n in state table** 7-21
- n symbol** 7-15
- p in state table** 7-21
- p symbol** 7-15
- ports** 7-5
- processing simultaneous input changes** 7-19
- r in state table** 7-21
- r symbol** 7-15
- reducing pessimism** 7-17 to 7-18
- state table** 7-5 to 7-6
- summary of symbols in state table** 7-21
- syntax** 7-3 to 7-4
- table of memory requirements** 7-2
- x in state table** 7-21

## V

-v

**syntax** 24-9

**value change dump file** 19-1 to 19-20

**contents** 19-8

**creating** 19-2 to 19-7

**effect of source protection** 19-7

**format** 19-8 to 19-20

**example** 19-17 to 19-18

**formats of variable values** 19-9 to 19-10

**generating a checkpoint** 19-5

**keyword commands** 19-10 to 19-15

**\$comment** 19-11

**\$date** 19-11

**\$dumpall** 19-14

**\$dumpoff** 19-15

**\$dumpon** 19-15

**\$dumpvars** 19-14

**\$enddefinitions** 19-14

**\$scope** 19-13

**\$timescale** 19-15

**\$upscope** 19-14

**\$var** 19-12

**\$version** 19-12

**limiting the size** 19-5

**reading the value change dump file**

**during a simulation** 19-6

**resuming the dump** 19-4 to 19-5

**specifying the name** 19-3

**specifying the variables to be dumped**  
19-3 to 19-4

**stopping the dump** 19-4 to 19-5

**structure** 19-8

**syntax of VCD file** 19-16

**value set (0, 1, x, z)** 3-1

**values**

**of combined signals** 6-18 to 6-32

**Vcc** 3-13

**VCD file**

**syntax** 19-16

**Vdd** 3-13

**vectored keyword** 3-5

**vectors** 3-5

**and timing violations** 13-53

**and vector net expansion** 3-5, 24-9

**Vss** 3-13

## W

**wait statement**

**as level-sensitive event control** 8-29

**syntax** 8-29

**to advance simulation time** 8-25

**warning messages** 24-39

**and -w** 24-9

**enabling and disabling** 21-38 to 21-40

**warning suppression option** 12-32, 24-9

**warnings**

**disabling** 21-38 to 21-40

**enabling** 21-40

**We**

**weak drive in strength format** 21-9

**weak0** 6-5

**weak1** 6-5

**where** 26-3

**while loop**

**syntax** 8-21

**white space** 2-2

**width parameter** 28-45

**wired logic nets**

**wand** 6-30

**wired-AND configurations** 3-8

**wired-OR configurations** 3-8

**wor** 6-30

**wires** 3-8

**word**

**of array** 3-14

**writing formatted output to files**

21-14 to 21-17

## **X**

### **X**

**as display format for unknown logic value** 21-8  
**unknown logic value in strength format** 21-9

### **x**

**as display format for unknown logic value** 21-8  
**in state table** 7-6, 7-21  
**unknown logic value** 3-1

**xa statement** 28-54

**XL option** 27-1 to 27-27

**and 'accelerate** 24-27

**and key files containing asynchronous interrupts** 27-8

**and specify blocks** 13-3

**and tracing** 27-8

**compared to normal simulation** 27-7 to 27-8

**list of items that cannot be**

**accelerated** 27-4 to 27-5

**potential problems** 27-8 to 27-9

**primitives and scalar nets that can be**

**accelerated** 27-3 to 27-4

**processing simultaneous events**

27-7 to 27-8

**running XL** 27-2 to 27-3

**when pulse width equals gate delay** 27-8

**xnor gate** 6-6 to 6-7

**xor gate** 6-6 to 6-7

## **Z**

### **Z**

**as display format for high impedance state** 21-8

**high impedance state in strength format** 21-9

### **z**

**as display format for high impedance state** 21-8

**high impedance state** 3-1

**zero delay mode** 17-2, 28-79

**zero-delay**

**control** 8-26

**oscillation** 27-7 to 27-8