



# Intermediate Representations

Where In The Course Are We?



- Rest of the course: compiler writer needs to choose among alternatives
   →Choices affect
  - the quality of compiled code
  - time to compile
  - $\rightarrow$  There may be no "best answer"

Intermediate Representations



- Front end produces an intermediate representation (IR)
- Middle end transforms the IR into an equivalent IR that runs more efficiently
- Back end transforms the IR into native code
- *IR* encodes the compiler's knowledge of the program
- Middle end usually consists of many passes

# JikesRVM

#### (IBM Open Source Java JIT compiler)







#### JikesRVM (IBM Open Source Java JIT compiler)









Intermediate Representations



- Decisions in IR design affect the speed and efficiency of the compiler
- The importance of different properties varies between compilers
  - →Selecting the "right" IR for a compiler is critical



- Ease of generation
  - $\rightarrow$  speed of compilation
- Ease of manipulation
  - $\rightarrow$  improved passes
- Procedure size
  - $\rightarrow$  compilation footprint
- Level of abstraction
  - $\rightarrow$  improved passes





- Three major categories
- Structural
- Linear
- Hybrid



Three major categories

- Structural
  - $\rightarrow$  Graphically oriented
  - → Heavily used in source-to-source translators
  - $\rightarrow$  Tend to be large
- Linear
- Hybrid

Examples: Trees, DAGs



Three major categories

- Structural
- Linear <

Examples: 3 address code, Stack machine code

 $\rightarrow$  Pseudo-code for an abstract machine

- $\rightarrow$  Level of abstraction varies
- $\rightarrow$  Simple, compact data structures
- $\rightarrow$  Easier to rearrange

• Hybrid



Three major categories

- Structural
- Linear
- Hybrid ~

Examples: Control Flow Graph

 $\rightarrow$  Combination of graphs and linear code

Level of Abstraction

• Two different representations of an array ref: High level AST Low level Linear Code



Good for memory disambiguation

loadI	1		=>	$r_1$
sub	r <sub>j</sub> ,	$r_1$	=>	$r_2$
loadI	10		=>	r <sub>3</sub>
mult	$r_2$ ,	r <sub>3</sub>	=>	$r_4$
sub	$r_{i}$ ,	$r_1$	=>	$r_5$
add	$r_4$ ,	$r_5$	=>	r <sub>6</sub>
loadI	@A		=>	$r_7$
add	$r_7$ ,	r <sub>6</sub>	=>	r <sub>8</sub>
load	$r_8$		=>	$r_{Aij}$

Good for address calculation

## Level of Abstraction



- Structural IRs are usually considered high-level
- Linear IRs are usually considered low-level
- Not necessarily true:



Abstract Syntax Tree

ELAWARE V743 s

An abstract syntax tree is parse tree with the nodes for most *non-terminal nodes* removed



#### Parse Tree

### Abstract Syntax Tree

Directed Acyclic Graph



A directed acyclic graph (DAG) is an AST with a unique node for each value



- Makes sharing explicit
- Encodes redundancy

With two copies of the same expression, the compiler might be able to arrange the code to evaluate it only once. Stack Machine Code



Originally used for stack-based computers, now Java

• Example:

push x
push 2
push y
multiply
subtract

# Stack Machine Code



- Operations take operands from a stack
- Compact form
- A form of one-address code
- Introduced names are *implicit*, not *explicit*
- Simple to generate and execute code







Different representations of three address code

 In general, three address code has statements of the form:

 $x \leftarrow y \ \underline{op} \ z$ With 1 operator ( $\underline{op}$ ) and (at most) 3 names (x, y, & z)





#### Three Address Code Advantages



- Resembles many real (RISC) machines
- Introduces a new set of names
- Compact form



Naïve representation of three address code

• Table of k \* 4 small integers

Destinution					
	· · ·	Two oj	perand	S	
load	1	Ŷ	v		
loadi	2	2			
mult	3	2	1		
load	4	х			
sub	5	4	3		

No additionadd a su

load r1, y
loadI r2, 2
mult r3, r2, r1
load r4, x
sub r5, r4, r3

RISC assembly code

Simple Array

Three Address Code: Array of Pointers

- Index causes level of indirection
- Easy (and cheap) to reorder
- Easy to add (delete) instructions



Three Address Code: Array of Pointers

- Index causes level of indirection
- Easy (and cheap) to reorder
- Easy to add (delete) instructions



Three Address Code: Linked List



- No additional array of indirection
- Easy (and cheap) to reorder than simple table
- Easy to add (delete) instructions



#### **Control-Flow Graphs**

Linear IR		
1	a := 0 b := a * b	
2 3 L1	: c := b/d	
4	if c < x got L2	
5	e := b / c	
6 7 L2	1:= e + 1 : α:= f	
8	h := t - g	
9	if e > 0 goto L3	
10	goto Ll	
11	L3: return	







Node: an instruction or sequence of instructions (a basic block)

→ Two instructions i, j in same basic block iff execution of i guarantees execution of j

- Directed edge: *potential* flow of control
- Distinguished start node Entry  $\rightarrow$  First instruction in program



Models the transfer of control in the procedure

- Nodes in the graph are basic blocks
  - $\rightarrow$  Can be represented with quads or any other linear representation
- Edges in the graph represent control flow

#### Example







 Repeatedly lower the level of the intermediate representation

→Each intermediate representation is suited towards certain optimizations

### Memory Models

Two major models

#### Register-to-register model

- $\rightarrow$  Keep all values that can legally be stored in a register in registers
- $\rightarrow$  Ignore machine limitations on number of registers
- $\rightarrow$  Compiler back-end must insert loads and stores
- Memory-to-memory model
  - $\rightarrow$  Keep all values in memory
  - $\rightarrow$  Only promote values to registers directly before they are used
  - $\rightarrow$  Compiler back-end can remove loads and stores
- Compilers usually use register-to-register
  - $\rightarrow$  Reflects programming model
  - $\rightarrow$  Easier to determine when registers are used





Representing the code is only part of an IR

There are other necessary components

- Symbol table
- Constant table

 $\rightarrow$  Representation, type

- $\rightarrow$  Storage class, offset
- Storage map
  - $\rightarrow$  Overall storage layout
  - $\rightarrow$  Overlap information
  - $\rightarrow$  Virtual register assignments





Traditional approach to building a symbol table uses hashing

• One table scheme

 $\rightarrow$  Lots of wasted space

